Skip to content

Commit b1e777b

Browse files
author
Igor Bagnucki
committed
releases.md: Fixes after review
1 parent a80ec2c commit b1e777b

File tree

2 files changed

+22
-20
lines changed

2 files changed

+22
-20
lines changed

images/cb_menuconfig_romstage.png

62.1 KB
Loading

releases.md

+22-20
Original file line numberDiff line numberDiff line change
@@ -2,14 +2,16 @@
22

33
## Key changes
44

5-
1. Added RAM initialization
6-
2. Added SCOM registers support
5+
1. Added SCOM registers support
6+
2. Added RAM initialization
7+
3. Added support for reading from VPD partition
78

89
---
910
## Statistics
1011

1112
Since bootblock release: \
12-
<span style="color:yellow">59</span> files were changed including <span style="color:lightgreen">48</span> new files created \
13+
<span style="color:yellow">59</span> files were changed including
14+
<span style="color:lightgreen">48</span> new files created \
1315
<span style="color:lightgreen">12407</span> lines of code were added \
1416
<span style="color:orangered">76</span> lines of code were removed
1517

@@ -117,7 +119,7 @@ In order to build coreboot image, follow the steps below:
117119
* In the **ROM chip size** option select `512 KB`
118120
* Save the configuration and exit.
119121

120-
![make menuconfig](images/cb_menuconfig.png)
122+
![make menuconfig](images/cb_menuconfig_romstage.png)
121123

122124
5. Start the build process of coreboot inside the container:
123125

@@ -136,7 +138,6 @@ In order to build coreboot image, follow the steps below:
136138
```
137139
scp build/coreboot.rom.signed.ecc root@<BMC_IP>:/tmp
138140
```
139-
> If that file is not present, use `coreboot.rom` instead
140141

141142
2. Backup the HBB partition (for faster later recovery) by invoking this
142143
command on BMC:
@@ -150,7 +151,6 @@ In order to build coreboot image, follow the steps below:
150151
```
151152
pflash -e -P HBB -p /tmp/coreboot.signed.ecc
152153
```
153-
> Again, if that file is not present, use `coreboot.rom` instead
154154

155155
Answer yes to the prompt and wait for the process to finish.
156156

@@ -175,20 +175,22 @@ Configuration with a single IBM POWER9 64bit CPU is supported. \
175175
Dual CPU setup not supported currenctly.
176176

177177
Following RAM configurations were tested and are proved to be properly initialized.
178-
```
179-
MCS0, MCA0
180-
DIMM0: 1Rx4 16GB PC4-2666V-RC2-12-PA0
181-
DIMM1: not installed
182-
MCS0, MCA1
183-
DIMM0: 1Rx8 8GB
184-
DIMM1: not installed
185-
MCS1, MCA0
186-
DIMM0: 2Rx4 32GB PC4-2666V-RB2-12-MA0
187-
DIMM1: not installed
188-
MCS1, MCA1
189-
DIMM0: 2Rx8 16GB PC4-2666V-RE2-12
190-
DIMM1: not installed
191-
```
178+
<pre>
179+
MCS0, MCA0
180+
DIMM0: <a href=https://www.samsung.com/semiconductor/dram/module/M393A2K40CB2-CTD>1Rx4 16GB PC4-2666V-RC2-12-PA0</a>
181+
DIMM1: not installed
182+
MCS0, MCA1
183+
DIMM0: <a href=https://www.crucial.com/memory/server-ddr4/mta9asf1g72pz-2g6j1>1Rx8 8GB PC4-2666V-RD1-12</a>
184+
DIMM1: not installed
185+
MCS1, MCA0
186+
DIMM0: <a href=https://www.samsung.com/semiconductor/dram/module/M393A4K40CB2-CTD/>2Rx4 32GB PC4-2666V-RB2-12-MA0</a>
187+
DIMM1: not installed
188+
MCS1, MCA1
189+
DIMM0: <a href=https://mis-prod-koce-homepage-cdn-01-blob-ep.azureedge.net/web/static_file/12701730956286135.pdf>2Rx8 16GB PC4-2666V-RE2-12</a>
190+
DIMM1: not installed
191+
</pre>
192+
193+
All 3 major DRAM vendors are supported, namely Samsung, Micron and Hynix.
192194

193195
---
194196
## Binaries

0 commit comments

Comments
 (0)