README.md

5-stage-MIPS-Pipeline-RISC-Verilog-Implementation

A verilog implementation of 5-stage pipeline CPU on MIPS.