Skip to content

Latest commit

 

History

History
10 lines (6 loc) · 8.4 KB

pin-descriptions.md

File metadata and controls

10 lines (6 loc) · 8.4 KB

Pin Descriptions

{% hint style="warning" %} Depending on the CubeNode version, the IMU may not be available. {% endhint %}

Pin NumberPin TypePin NameFunctionAdditional Functions
1I/OCAN1_LCAN1_L
2I/OCAN1_HCAN1_H
3I/OPE1UART8_TXEVENTOUT
4I/OPE0UART8_RXEVENTOUT
5I/OPB8I2C1_SCLTIM16_CH1,TIM4_CH3,UART4_RX,EVENTOUT
6I/OPB7I2C1_SDATIM17_CH1N,TIM4_CH2,USART1_RX,EVENTOUT
7I/OPC10SPI3_SCKUSART3_TX,UART4_TX,EVENTOUT
8I/OPC11SPI3_MISOUSART3_RX,UART4_RX,EVENTOUT
9I/OPC12SPI3_MOSIUART5_TX,EVENTOUT
10I/OPA10/PA8SPI3_CSTIM1_CH1,I2C3_SCL,EVENTOUT
11Reserved Don’t Use
12Reserved Don’t Use
13PVDD_3V3VDD_3V3
14I/OCAN2_LCAN2_L
15I/OCAN2_HCAN2_H
16I/OPA14SWCLK
17I/OPA13SWDIO
18INRSTNRST
19IBOOT0BOOT0
20I/OPE2GPIO_PE2SPI4_SCK,EVENTOUT
21I/OPE10GPIO_PE10TIM1_CH2N,EVENTOUT
22I/OPE8UART7_TXTIM1_CH1N,EVENTOUT
23I/OPE7UART7_RXEVENTOUT.
24PGNDGND
25I/OPF3ADC3_INP5EVENTOUT
26I/OPF5ADC3_INP4EVENTOUT
27I/OPC3_CADC3_INP1EVENTOUT
28I/OPC2_CADC3_INP0SPI2_MISO,ADC3_INN1,EVENTOUT
29PGNDGND
30I/OPC9TIM8_CH4TIM3_CH4,I2C3_SDA,EVENTOUT
31I/OPC8TIM8_CH3TIM3_CH3,EVENTOUT
32I/OPD15TIM4_CH4EVENTOUT
33I/OPD14TIM4_CH3EVENTOUT
34I/OPD13TIM4_CH2I2C4_SDA,EVENTOUT
35I/OPD12TIM4_CH1I2C4_SCL,EVENTOUT
36PGNDGND
37I/OPF4ADC3_INP9ADC3_INN5,ADC3_INP9,EVENTOUT
38I/OPF14ADC2_INP6I2C4_SCL,ADC2_INN2,ADC2_INP6,EVENTOUT
39I/OPF13ADC2_INP2EVENTOUT
40Reserved Don’t Use
41Reserved Don’t Use
42PGNDGND
43I/OPC7TIM8_CH2USART6_RX,TIM3_CH2,EVENTOUT
44I/OPC6TIM8_CH1USART6_TX,TIM3_CH1,EVENTOUT
45I/OPB1TIM3_CH4TIM1_CH3N,TIM8_CH3N,TIM8_CH3N,EVENTOUT
46I/OPB0TIM3_CH3TIM1_CH2N,TIM8_CH2N,ADC12_INN5,ADC12_INP9,EVENTOUT
47I/OPE6TIM15_CH2SPI4_MOSI,EVENTOUT
48Reserved Don’t Use
49PGNDGND
50I/OPA5ADC1_INP19TIM2_CH1,TIM8_CH1N,SPI1_SCK,EVENTOUT
51I/OPA4ADC1_INP18DAC1_OUT1,EVENTOUT
52Reserved Don’t Use
53I/OPC0ADC1_INP10EVENTOUT
54PGNDGND
55I/OPA3TIM5_CH4TIM2_CH4,TIM15_CH2,USART2_RX,ADC12_INP15,EVENTOUT
56Reserved Don’t Use
57I/OPE5TIM15_CH1SPI4_MISO,EVENTOUT
58I/OPB10TIM2_CH3I2C2_SCL,SPI2_SCK,USART3_TX,EVENTOUT
59Reserved Don’t Use
60I/OPA15TIM2_CH1EVENTOUT
61PGNDGND
62I/OPF12ADC1_INP6ADC1_INN2,EVENTOUT
63Reserved Don’t Use
64I/OPA6ADC1_INP3TIM3_CH1,SPI1_MISO,TIM13_CH1,EVENTOUT
65I/OPF11ADC1_INP2ADC1_INP2,EVENTOUT
66PGNDGND
67Reserved Don’t Use
68I/OPA0TIM5_CH1TIM2_CH1,UART4_TX,ADC1_INP16,EVENTOUT
69I/OPE14TIM1_CH4SPI4_MOSI,EVENTOUT
70I/OPE13TIM1_CH3SPI4_MISO,EVENTOUT
71I/OPE11TIM1_CH2EVENTOUT
72I/OPE9TIM1_CH1EVENTOUT
73PGNDGND
74PGNDGND
75I/OPA12OTG_FS_DPUART4_TX,EVENTOUT
76I/OPA11OTG_FS_DMTIM1_CH4,UART4_RX,EVENTOUT
77PPA9VBUS
78PVDD_5VVDD_5V
79I/OETHERNET_TX-ETHERNET_TX-
80I/OETHERNET_TX+ETHERNET_TX+
81I/OETHERNET_RX-ETHERNET_RX-
82I/OETHERNET_RX+ETHERNET_RX+
83-84PGNDGND
85-95Reserved Don’t Use
96-97PGNDGND
98-100Reserved Don’t Use
101I/OPB15SDMMC2_D1TIM1_CH3N,TIM12_CH2,TIM8_CH3N,USART1_RX,OTG_HS_DP,EVENTOUT
102I/OPB14SDMMC2_D0TIM1_CH2N,TIM12_CH1,TIM8,CH2N,USART1_TX,SPI2_MISO,OTG_HS_DM,EVENTOUT
103-105Reserved Don’t Use
106I/OPB3SDMMC2_D2TIM2_CH2,SPI1_SCK,EVENTOUT
107I/OPB4SDMMC2_D3TIM3_CH1,SPI1_MISO,EVENTOUT
108-109Reserved Don’t Use
110I/OPD6SDMMC2_CKUSART2_RX,EVENTOUT
111I/OPD7SDMMC2_CMDSPI1_MOSI,EVENTOUT