We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent abc82aa commit bca7b84Copy full SHA for bca7b84
include/openlibm_fenv_arm.h
@@ -70,12 +70,9 @@ extern const fenv_t __fe_dfl_env;
70
#define _FPUSW_SHIFT 16
71
#define _ENABLE_MASK (FE_ALL_EXCEPT << _FPUSW_SHIFT)
72
73
-#if defined(__aarch64__)
74
-#define __rfs(__fpsr) __asm __volatile("mrs %0,fpsr" : "=r" (*(__fpsr)))
75
-#define __wfs(__fpsr) __asm __volatile("msr fpsr,%0" : : "r" (__fpsr))
76
/* Test for hardware support for ARM floating point operations, explicitly
77
checking for float and double support, see "ARM C Language Extensions", 6.5.1 */
78
-#elif defined(__ARM_FP) && (__ARM_FP & 0x0C) != 0
+#if defined(__ARM_FP) && (__ARM_FP & 0x0C) != 0
79
#define __rfs(__fpsr) __asm __volatile("vmrs %0,fpscr" : "=&r" (*(__fpsr)))
80
#define __wfs(__fpsr) __asm __volatile("vmsr fpscr,%0" : : "r" (__fpsr))
81
#else
0 commit comments