Need to test the entire core together to make sure it is fully functional and compatible with the RISC-V-32I ISA