(Docs): Fix Hex Formatting in Module related Docs #168

Open

Assignees

Labels

opened

Use the SystemVerilog hex format

Metadata

Assignees

gil92723

Labels

Type

No type

Projects

No projects

Milestone

No milestone

Relationships

None yet

Development

No branches or pull requests