Skip to content

Commit 8283067

Browse files
committed
Prepared for release 0.2.0 and WARNING added about the incoming rewritten/simplification
1 parent 507631b commit 8283067

File tree

5 files changed

+16
-4
lines changed

5 files changed

+16
-4
lines changed

CHANGELOG.md

Lines changed: 5 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,8 @@
11
# Changelog
22

3-
## [v0.2.0] - dev
3+
## [v0.2.0] - 2022-05-15
4+
5+
NOTE: this log is probably outdated/incomplete, but PyFPGA will be strongly rewritten/simplified.
46

57
* Additional supported FPGA EDA Tools:
68
- GHDL --synth: synthesizes VHDL sources.
@@ -28,6 +30,8 @@
2830

2931
## [v0.1.0] - 2020-02-29
3032

33+
NOTE: originally released on 2020-02-29 at https://gitlab.com/rodrigomelo9/pyfpga
34+
3135
* FPGA Helpers switched to be a Python package which provides an API to manage projects
3236
* Supported FPGA EDA Tools:
3337
- ISE and Vivado from Xilinx: bitstream generation and transfer to an FPGA (ISE also support

README.md

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -23,6 +23,9 @@ It allows using **a single project file** and **programmatically** executing
2323

2424
Create your custom FPGA Tool using a workflow tailored to your needs!
2525

26+
> **WARNING:** (2022-05-15) PyFPGA is in the process of being strongly rewritten/simplified.
27+
> Most changes are internal, but the API (`Project` class) will change.
28+
2629
## Usage
2730

2831
A minimal example of how to use PyFPGA:

doc/index.rst

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -17,6 +17,11 @@ PyFPGA Documentation
1717

1818
<hr>
1919

20+
.. ATTENTION::
21+
22+
(2022-05-15) PyFPGA is in the process of being strongly rewritten/simplified.
23+
Most changes are internal, but the API (`Project` class) will change.
24+
2025
.. toctree::
2126

2227
intro

fpga/__init__.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""PyFPGA"""
22

3-
__version__ = '0.1.0'
3+
__version__ = '0.2.0'
44

55
from fpga.project import Project

fpga/project.py

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -352,13 +352,13 @@ def clean(self):
352352

353353
@contextlib.contextmanager
354354
def _run_in_dir(self):
355-
"""Runs the tool in other directory."""
355+
"""Runs the tool in another directory."""
356+
start = time.time()
356357
try:
357358
if not os.path.exists(self.outdir):
358359
_log.debug('the output directory did not exist (created)')
359360
os.makedirs(self.outdir)
360361
os.chdir(self.outdir)
361-
start = time.time()
362362
yield
363363
finally:
364364
end = time.time()

0 commit comments

Comments
 (0)