Skip to content

Commit f1b4d63

Browse files
authored
Update src/probeinterface/wiring.py
1 parent 6d15dfa commit f1b4d63

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

src/probeinterface/wiring.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -41,7 +41,7 @@
4141
11, 8, 9, 10, 12, 7, 6, 5, 4, 3, 13, 2, 1, 14, 0, 15,
4242
55, 56, 54, 57, 53, 58, 52, 59, 51, 60, 50, 61, 62, 49, 63, 48],
4343

44-
# done by Bao Le, verified by Chris Halcrow
44+
# done by Bao Le, verified by Alessio Buccino
4545
# note: first SPI cable goes to RHD chip on adaptor's samtec connector's side
4646
'ASSY-77>Adpt.A64-Om32_2x-sm-cambridgeneurotech>two_RHD2132': [
4747
16, 31, 17, 30, 18, 29, 19, 28, 20, 27, 21, 26, 22, 25, 23, 24,

0 commit comments

Comments
 (0)