Skip to content

Commit 775edba

Browse files
committed
Rename modules/axerror to crates/axerrno, add more error kinds
1 parent 77bc42c commit 775edba

File tree

4 files changed

+4
-1
lines changed

4 files changed

+4
-1
lines changed

Cargo.toml

+1-1
Original file line numberDiff line numberDiff line change
@@ -8,7 +8,7 @@ authors = ["Yuekai Jia <[email protected]>"]
88

99
[dependencies]
1010
cfg-if = "1.0"
11-
bitflags = "1.3"
11+
bitflags = "2.0"
1212
memory_addr = { path = "../memory_addr" }
1313

1414
[target.'cfg(target_arch = "x86_64")'.dependencies]

src/arch/aarch64.rs

+1
Original file line numberDiff line numberDiff line change
@@ -5,6 +5,7 @@ use crate::{GenericPTE, MappingFlags};
55

66
bitflags::bitflags! {
77
/// Memory attribute fields in the VMSAv8-64 translation table format descriptors.
8+
#[derive(Debug)]
89
pub struct DescriptorAttr: u64 {
910
// Attribute fields in stage 1 VMSAv8-64 Block and Page descriptors:
1011

src/arch/riscv.rs

+1
Original file line numberDiff line numberDiff line change
@@ -5,6 +5,7 @@ use crate::{GenericPTE, MappingFlags};
55

66
bitflags::bitflags! {
77
/// Page-table entry flags.
8+
#[derive(Debug)]
89
pub struct PTEFlags: usize {
910
/// Whether the PTE is valid.
1011
const V = 1 << 0;

src/lib.rs

+1
Original file line numberDiff line numberDiff line change
@@ -9,6 +9,7 @@ use memory_addr::PhysAddr;
99
pub use arch::*;
1010

1111
bitflags::bitflags! {
12+
#[derive(Debug, Clone, Copy)]
1213
pub struct MappingFlags: usize {
1314
const READ = 1 << 0;
1415
const WRITE = 1 << 1;

0 commit comments

Comments
 (0)