Skip to content
Run Python tests

Update output_to_verilog to inline temporary wires, using GateGraph: #137

Sign in to view logs

Update output_to_verilog to inline temporary wires, using GateGraph:

Update output_to_verilog to inline temporary wires, using GateGraph: #137

Triggered via pull request July 24, 2025 23:54
@fdxmwfdxmw
synchronize #471
fdxmw:verilog
Status Success
Total duration 1m 13s
Artifacts –

python-test.yml

on: pull_request
Matrix: test
Fit to window
Zoom out
Zoom in