Skip to content

Commit d4dfd92

Browse files
authored
Merge pull request #542 from Xilinx/bump_to_5c6db8c9
[AutoBump] Merge with fixes of 5c6db8c (Jan 20) (4)
2 parents cd2ef1c + c657267 commit d4dfd92

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

mlir/test/Conversion/TosaToLinalg/tosa-to-linalg.mlir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -2066,12 +2066,12 @@ func.func @test_abs_conversion(%arg0: tensor<9xui64> {func.orig_type = tensor<9x
20662066

20672067
// -----
20682068

2069-
// CHECK: #[[$MAP:.+]] = affine_map<(d0) -> (d0)>
2069+
// CHECK: #[[$MAP0:.+]] = affine_map<(d0) -> (d0)>
20702070

20712071
// CHECK-LABEL: func.func @test_cast_fp32_i64(
20722072
// CHECK-SAME: %[[ARG0:.*]]: tensor<1xf32>) -> tensor<1xi64> {
20732073
// CHECK: %[[EMPTY_TENSOR:.*]] = tensor.empty() : tensor<1xi64>
2074-
// CHECK: %[[RESULT:.*]] = linalg.generic {indexing_maps = [#[[$MAP]], #[[$MAP]]], iterator_types = ["parallel"]} ins(%[[ARG0]] : tensor<1xf32>) outs(%[[EMPTY_TENSOR]] : tensor<1xi64>) {
2074+
// CHECK: %[[RESULT:.*]] = linalg.generic {indexing_maps = [#[[$MAP0]], #[[$MAP0]]], iterator_types = ["parallel"]} ins(%[[ARG0]] : tensor<1xf32>) outs(%[[EMPTY_TENSOR]] : tensor<1xi64>) {
20752075
// CHECK: ^bb0(%[[IN:.*]]: f32, %[[OUT:.*]]: i64):
20762076
// CHECK: %[[ROUND_EVEN:.*]] = math.roundeven %[[IN]] : f32
20772077
// CHECK: %[[FP_INT_MIN:.*]] = arith.constant -9.22337203E+18 : f32

0 commit comments

Comments
 (0)