Skip to content

Latest commit

 

History

History
10 lines (7 loc) · 362 Bytes

README.md

File metadata and controls

10 lines (7 loc) · 362 Bytes

DigitalVLSI

This repository consists of verilog codes for Digital VLSI Lab (EC39004), IIT KGP.

Steps to create your own project (Xilinx ISE)!

  • Download all .v files from the repository.
  • Create New Project in your Xilinx ISE.
  • Click on Add a copy of source, to add these files to your project.

Similar steps can be applied for any simulation software.