You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
⚠️ Developer kit release v1.4.16 will remove support for Xilinx 2017.4, 2018.2, 2018.3 toolsets. While developer kit release v1.4.16 onwards will not support older Xilinx tools, you can still use them using HDK releases v1.4.15b or earlier.
65
66
Please check out [the latest v1.4.15b release tag from Github](https://github.com/aws/aws-fpga/releases/tag/v1.4.15b) to use Xilinx 2017.4, 2018.2, 2018.3 toolsets.
@@ -71,10 +72,10 @@ For software-defined development please look at the runtime compatibility table
71
72
72
73
### End of life Announcements
73
74
74
-
| Xilinx Tool version | State | Statement |
75
-
|-----------|-----------|------|
76
-
| 2017.1 | 🚫 Deprecated on 09/01/2018 | Developer kit versions prior to v1.3.7 and Developer AMI prior to v1.4 (2017.1) [reached end-of-life](https://forums.aws.amazon.com/ann.jspa?annID=6068). |
77
-
| 2017.4 |⚠️ Upcoming deprecation on 12/31/2021 | Support for Xilinx 2017.4 toolsets will be deprecated on 12/31/2021. Please check our [forum announcement for more details](https://forums.aws.amazon.com/ann.jspa?annID=8949). |
| 2017.1 | 🚫 Deprecated on 09/01/2018 | Developer kit versions prior to v1.3.7 and Developer AMI prior to v1.4 (2017.1) [reached end-of-life](https://forums.aws.amazon.com/ann.jspa?annID=6068). |
78
+
| 2017.4 |🚫 Deprecated on 12/31/2021 |[Support for Xilinx 2017.4 toolsets was deprecated on 12/31/2021](https://forums.aws.amazon.com/ann.jspa?annID=8949). |
78
79
79
80
## Hardware Development Kit (HDK)
80
81
@@ -123,7 +124,7 @@ The [SDK directory](./sdk/README.md) includes the runtime environment required t
123
124
* 1-8 Xilinx UltraScale+ VU9P based FPGA slots
124
125
* Per FPGA Slot, Interfaces available for Custom Logic(CL):
125
126
* One x16 PCIe Gen 3 Interface
126
-
* Four DDR4 RDIMM interfaces (with ECC)
127
+
* Four DDR4 RDIMM interfaces (72-bit with ECC, 16 GiB each; 64 GiB total)
127
128
* AXI4 protocol support on all interfaces
128
129
* User-defined clock frequency driving all CL to Shell interfaces
129
130
* Multiple free running auxiliary clocks
@@ -219,8 +220,7 @@ Documentation is located throughout this developer kit and the table below conso
219
220
220
221
# Developer Support
221
222
222
-
* The [**Amazon FPGA Development User Forum**](https://forums.aws.amazon.com/forum.jspa?forumID=243&start=0) is the first place to go to post questions, learn from other users and read announcements.
223
-
* We recommend joining the [AWS forums](https://forums.aws.amazon.com/forum.jspa?forumID=243) to engage with the FPGA developer community, AWS and Xilinx engineers to get help.
223
+
*[**AWS Re:Post**](https://repost.aws/) is the first place to go to post questions, learn from other users, to engage with the FPGA developer community, AWS and Xilinx engineers to get help.
224
224
225
-
* You could also file a [Github Issue](https://github.com/aws/aws-fpga/issues) for support. We prefer the forums as this helps the entire community learn from issues, feedback and answers.
225
+
* You could also file a [Github Issue](https://github.com/aws/aws-fpga/issues) for support. We prefer AWS Re:Post as this helps the entire community learn from issues, feedback and answers.
226
226
* Click the "Watch" button in GitHub upper right corner to get regular updates.
Copy file name to clipboardExpand all lines: SDAccel/FAQ.md
+2-21
Original file line number
Diff line number
Diff line change
@@ -82,25 +82,6 @@ A: We support creating AFI's from CL's that have been built to work at Frequenci
82
82
# Additional Resources
83
83
84
84
* The [AWS SDAccel README](README.md).
85
-
* Xilinx web portal for [Xilinx SDAccel documentation](https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html?resultsTablePreSelect=xlnxdocumenttypes:SeeAll#documentation)
85
+
* Xilinx web portal for [Xilinx SDAccel documentation](https://www.xilinx.com/products/design-tools/legacy-tools/sdaccel.html)
Copy file name to clipboardExpand all lines: SDAccel/docs/SDAccel_Guide_AWS_F1.md
+3-10
Original file line number
Diff line number
Diff line change
@@ -2,7 +2,7 @@
2
2
*It is assumed that the reader has run the instructions found in the [AWS SDAccel README] successfully*
3
3
4
4
5
-
This document provides a detailed reference to the [SDAccel Development Environment][SDAccel_landing_page] and its use with AWS F1 FPGA instances.
5
+
This document provides a detailed reference to the SDAccel Development Environment and its use with AWS F1 FPGA instances.
6
6
7
7
The SDAccel environment allows kernels expressed in OpenCL or C/C++ to be accelerated by implementing them in custom FPGA hardware. The flexible SDAccel Development Environment also allows the acceleration to be performed using pre-existing RTL designs.
8
8
@@ -18,7 +18,7 @@ In addition, you can review the following useful documents:
18
18
19
19
SDAccel uses a compiler named `xocc` which can be thought of as similar to the GNU gcc compiler -i.e. it allows you to compile source code to create Xilinx object (.xo) files and then can link said .xo files together to create an executable program; the .xo files contain an RTL representation of the accelerated kernels and the executable program is the design to be programmed onto the AWS F1 FPGA.
20
20
21
-
When the source code is OpenCL or C/C++ the [Vivado High-Level Synthesis (HLS)][VHLS_landing_page] tool is used under-the-hood to create the RTL that implements the custom hardware to meet the required performance and then an .xo file is created using the [Vivado toolchain][Vivado_landing_page].
21
+
When the source code is OpenCL or C/C++ the Vivado High-Level Synthesis (HLS) tool is used under-the-hood to create the RTL that implements the custom hardware to meet the required performance and then an .xo file is created using the [Vivado toolchain][Vivado_landing_page].
22
22
23
23
When the source code is RTL, the Vivado toolchain creates the .xo file directly without using Vivado HLS to generate any RTL description.
24
24
@@ -165,15 +165,8 @@ Conversely, code which is simply a few lines of basic operations, and has no tas
165
165
# Additional Resources
166
166
167
167
* The [AWS SDAccel README](../README.md).
168
-
* Xilinx web portal for [Xilinx SDAccel documentation](https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html?resultsTablePreSelect=xlnxdocumenttypes:SeeAll#documentation)
Copy file name to clipboardExpand all lines: Vitis/README.md
+2-2
Original file line number
Diff line number
Diff line change
@@ -58,8 +58,8 @@ The F1 HW Target compile time is ~50 minutes, therefore, software and hardware e
58
58
59
59
* Sourcing the *vitis_setup.sh* script:
60
60
* Downloads and sets the correct AWS Platform:
61
-
*[AWS Vitis Platform](./aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2) that contains the dynamic hardware that enables Vitis kernels to run on AWS F1 instances.
62
-
* Valid platforms for shell_v04261818: `AWS_PLATFORM_201920_2` (Default) AWS F1 Vitis platform.
61
+
* AWS Vitis Platform that contains the dynamic hardware that enables Vitis kernels to run on AWS F1 instances.
62
+
* Valid platforms for shell_v04261818: `AWS_PLATFORM_201920_3` (Default) AWS F1 Vitis platform.
63
63
* Sets up the Xilinx Vitis example submodules.
64
64
* Installs the required libraries and package dependencies.
65
65
* Run environment checks to verify supported tool/lib versions.
0 commit comments