Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

let construct formatting #2348

Open
Sladkoeshechka opened this issue Jan 31, 2025 · 0 comments
Open

let construct formatting #2348

Sladkoeshechka opened this issue Jan 31, 2025 · 0 comments
Labels
formatter Verilog code formatter issues

Comments

@Sladkoeshechka
Copy link

Test case

let util_abs(a) = (a > 0) ? a : -a;
let util_min(a, b) = (a > b) ? b : a;
let util_max(a, b) = (a > b) ? a : b;

Include any options or configuration used.

--column_limit=120
--indentation_spaces=2
--assignment_statement_alignment=infer
--case_items_alignment=infer
--compact_indexing_and_selections=true
--distribution_items_alignment=infer
--enum_assignment_statement_alignment=infer
--expand_coverpoints=true
--formal_parameters_alignment=infer
--formal_parameters_indentation=indent
--module_net_variable_alignment=infer
--named_parameter_alignment=infer
--named_parameter_indentation=indent
--named_port_alignment=infer
--named_port_indentation=indent
--port_declarations_alignment=infer
--port_declarations_indentation=indent
--port_declarations_right_align_packed_dimensions=true
--port_declarations_right_align_unpacked_dimensions=true
--struct_union_members_alignment=infer
--wrap_end_else_clauses=true

Actual output

let util_abs(a) = (a > 0) ? a : -a; let util_min(a, b) = (a > b) ? b : a; let util_max(a, b) = (a > b) ? a : b;

Include any possible diagnostic messages from the formatter.

Expected or suggested output

let util_abs(a) = (a > 0) ? a : -a;
let util_min(a, b) = (a > b) ? b : a;
let util_max(a, b) = (a > b) ? a : b;

Citations to published style guides would help.

@Sladkoeshechka Sladkoeshechka added the formatter Verilog code formatter issues label Jan 31, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
formatter Verilog code formatter issues
Projects
None yet
Development

No branches or pull requests

1 participant