Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Generating genesys2-riscv.mcs on WSL? #263

Open
matsbror opened this issue Jan 27, 2025 · 6 comments
Open

Generating genesys2-riscv.mcs on WSL? #263

matsbror opened this issue Jan 27, 2025 · 6 comments

Comments

@matsbror
Copy link

matsbror commented Jan 27, 2025

As the title says, I am using Ubuntu 20.04 on WSL2 and the idea is to program the Genesys2 board from Vivado on Windows. I cannot find the file: workspace/rocket64b2/genesys2-riscv.mcs. I thought it would be generated at the stage make CONFIG=rocket64b4 BOARD=genesys2 vivado-tcl but apparently not.

When I try to do it manually I get:

Command: write_cfgmem -format mcs -interface SPIx4 -size 32 -loadbit {up 0x0 workspace/rocket64b4/vivado-genesys2-riscv/genesys2-riscv.run s/impl_1/riscv_wrapper.bit} -file workspace/rocket64b4/genesys2-riscv.mcs -force
Creating config memory files...
Creating bitstream load up from address 0x00000000
ERROR: [Writecfgmem 68-24] The SPIX4 interface does not support daisy chaining bit files.
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_cfgmem failed
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.

Do I need to run vivado in Linux to make it work?

@eugene-tarassov
Copy link
Owner

You can run Vivado on Windows. make ... vivado-tcl creates a script that you can use on Windows to create Vivado project, then use Vivado GUI to generate bitstream and mcs files.

@matsbror
Copy link
Author

Thanks @eugene-tarassov , I did just that and I could generate the bitstream, but did not see how to generate the mcs file. I will look again tomorrow.

@eugene-tarassov
Copy link
Owner

The error message does not make sense. I think the actual cause of the error is something simple, like wrong current directory or a typo in the file name.

@matsbror
Copy link
Author

I have an issue that Vivaod (which runs in Windows) seems to not store the resulting files correctly. I can run "Generate Bitstream", but there is no .bit-file generated and it does not remember it had done the Synthesis and Implementation. I see no errors.

Can it have something to do with Windows vs linux file system?

@eugene-tarassov
Copy link
Owner

Windows has file path length limitation, 256 characters by default. If your vivado-risc-v is not a top level folder, it can cause problems.

@matsbror
Copy link
Author

In the end I resolved it by installing vivado also on WSL and generating bitstream there and using vivado on Windows to program the FPGA.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants