-
Notifications
You must be signed in to change notification settings - Fork 203
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Generating genesys2-riscv.mcs on WSL? #263
Comments
You can run Vivado on Windows. |
Thanks @eugene-tarassov , I did just that and I could generate the bitstream, but did not see how to generate the mcs file. I will look again tomorrow. |
The error message does not make sense. I think the actual cause of the error is something simple, like wrong current directory or a typo in the file name. |
I have an issue that Vivaod (which runs in Windows) seems to not store the resulting files correctly. I can run "Generate Bitstream", but there is no .bit-file generated and it does not remember it had done the Synthesis and Implementation. I see no errors. Can it have something to do with Windows vs linux file system? |
Windows has file path length limitation, 256 characters by default. If your vivado-risc-v is not a top level folder, it can cause problems. |
In the end I resolved it by installing vivado also on WSL and generating bitstream there and using vivado on Windows to program the FPGA. |
As the title says, I am using Ubuntu 20.04 on WSL2 and the idea is to program the Genesys2 board from Vivado on Windows. I cannot find the file: workspace/rocket64b2/genesys2-riscv.mcs. I thought it would be generated at the stage
make CONFIG=rocket64b4 BOARD=genesys2 vivado-tcl
but apparently not.When I try to do it manually I get:
Do I need to run vivado in Linux to make it work?
The text was updated successfully, but these errors were encountered: