Skip to content

Commit 16a8e81

Browse files
authored
Merge pull request #2 from ewen-naos-nz/master
Link to Wiki/Issues/IRC
2 parents 26b0f2b + adf86b7 commit 16a8e81

File tree

1 file changed

+6
-1
lines changed

1 file changed

+6
-1
lines changed

README.md

Lines changed: 6 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -5,10 +5,15 @@
55

66
The aim of this project is to make MicroPython run on FPGAs using the [LiteX] & [Migen+MiSoC] technologies. This allows you to do full stack development (FPGA gateware & soft CPU firmware) in Python!
77

8+
## More Information
9+
10+
* [Wiki](https://github.com/upy-fpga/issues-wiki/wiki)
11+
* [GitHub Issues](https://github.com/upy-fpga/issues-wiki/issues)
12+
813
## Contact
914

1015
* [MicroPython on FPGA Mailing List](https://groups.google.com/forum/#!forum/upy-fpga/join)
11-
* [MicroPython on FPGA Chat Channel]()
16+
* [MicroPython on FPGA Chat Channel, #upy-fpga on FreeNode](irc://irc.freenode.net/#upy-fpga) ([WebChat](https://webchat.freenode.net/?channels=#upy-fpga))
1217

1318
## Current Targets
1419

0 commit comments

Comments
 (0)