Skip to content

Commit 3967b59

Browse files
committed
Fixup imports, move to Python 3 minimum
Signed-off-by: Wouter van Verre <[email protected]>
1 parent b31ba69 commit 3967b59

File tree

3 files changed

+8
-8
lines changed

3 files changed

+8
-8
lines changed

hdlparse/minilexer.py

-2
Original file line numberDiff line numberDiff line change
@@ -1,8 +1,6 @@
11
# -*- coding: utf-8 -*-
22
# Copyright © 2017 Kevin Thibedeau
33
# Distributed under the terms of the MIT license
4-
from __future__ import print_function
5-
64
import re
75
import logging
86

hdlparse/verilog_parser.py

+3-3
Original file line numberDiff line numberDiff line change
@@ -1,11 +1,11 @@
11
# -*- coding: utf-8 -*-
22
# Copyright © 2017 Kevin Thibedeau
33
# Distributed under the terms of the MIT license
4-
from __future__ import print_function
4+
import io
5+
import os
6+
from collections import OrderedDict
57

6-
import re, os, io, ast, pprint
78
from hdlparse.minilexer import MiniLexer
8-
from collections import OrderedDict
99

1010
"""Verilog documentation parser"""
1111

hdlparse/vhdl_parser.py

+5-3
Original file line numberDiff line numberDiff line change
@@ -1,10 +1,12 @@
11
# -*- coding: utf-8 -*-
22
# Copyright © 2017 Kevin Thibedeau
33
# Distributed under the terms of the MIT license
4-
from __future__ import print_function
5-
6-
import re, os, io, ast
4+
import ast
5+
import io
6+
import os
7+
import re
78
from pprint import pprint
9+
810
from hdlparse.minilexer import MiniLexer
911

1012
"""VHDL documentation parser"""

0 commit comments

Comments
 (0)