@@ -3218,6 +3218,37 @@ static const struct panel_desc rocktech_rk101ii01d_ct = {
3218
3218
.connector_type = DRM_MODE_CONNECTOR_LVDS ,
3219
3219
};
3220
3220
3221
+ static const struct display_timing samsung_ltl101al01_timing = {
3222
+ .pixelclock = { 66663000 , 66663000 , 66663000 },
3223
+ .hactive = { 1280 , 1280 , 1280 },
3224
+ .hfront_porch = { 18 , 18 , 18 },
3225
+ .hback_porch = { 36 , 36 , 36 },
3226
+ .hsync_len = { 16 , 16 , 16 },
3227
+ .vactive = { 800 , 800 , 800 },
3228
+ .vfront_porch = { 4 , 4 , 4 },
3229
+ .vback_porch = { 16 , 16 , 16 },
3230
+ .vsync_len = { 3 , 3 , 3 },
3231
+ .flags = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW ,
3232
+ };
3233
+
3234
+ static const struct panel_desc samsung_ltl101al01 = {
3235
+ .timings = & samsung_ltl101al01_timing ,
3236
+ .num_timings = 1 ,
3237
+ .bpc = 8 ,
3238
+ .size = {
3239
+ .width = 217 ,
3240
+ .height = 135 ,
3241
+ },
3242
+ .delay = {
3243
+ .prepare = 40 ,
3244
+ .enable = 300 ,
3245
+ .disable = 200 ,
3246
+ .unprepare = 600 ,
3247
+ },
3248
+ .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG ,
3249
+ .connector_type = DRM_MODE_CONNECTOR_LVDS ,
3250
+ };
3251
+
3221
3252
static const struct drm_display_mode samsung_ltn101nt05_mode = {
3222
3253
.clock = 54030 ,
3223
3254
.hdisplay = 1024 ,
@@ -4161,6 +4192,9 @@ static const struct of_device_id platform_of_match[] = {
4161
4192
}, {
4162
4193
.compatible = "rocktech,rk101ii01d-ct" ,
4163
4194
.data = & rocktech_rk101ii01d_ct ,
4195
+ }, {
4196
+ .compatible = "samsung,ltl101al01" ,
4197
+ .data = & samsung_ltl101al01 ,
4164
4198
}, {
4165
4199
.compatible = "samsung,ltn101nt05" ,
4166
4200
.data = & samsung_ltn101nt05 ,
0 commit comments