Skip to content

Commit 286b1b3

Browse files
jimmodpgeorge
authored andcommitted
stm32/boards: Format stm32 alternate function csv files.
Changes are: - Pad all cells to make them easier to read. - Ensure all files have exactly 19 columns (Port,Pin,AF0-15,ADC) This work was funded through GitHub Sponsors. Signed-off-by: Jim Mussared <[email protected]>
1 parent 98dff07 commit 286b1b3

27 files changed

+3228
-3228
lines changed

ports/stm32/boards/stm32f091_af.csv

+90-90
Large diffs are not rendered by default.

ports/stm32/boards/stm32f401_af.csv

+83-83
Large diffs are not rendered by default.

ports/stm32/boards/stm32f405_af.csv

+142-142
Large diffs are not rendered by default.

ports/stm32/boards/stm32f411_af.csv

+84-84
Large diffs are not rendered by default.

ports/stm32/boards/stm32f412_af.csv

+116-116
Large diffs are not rendered by default.

ports/stm32/boards/stm32f413_af.csv

+116-116
Large diffs are not rendered by default.

ports/stm32/boards/stm32f429_af.csv

+170-170
Large diffs are not rendered by default.

ports/stm32/boards/stm32f439_af.csv

+170-170
Large diffs are not rendered by default.

ports/stm32/boards/stm32f446_af.csv

+116-116
Large diffs are not rendered by default.

ports/stm32/boards/stm32f479_af.csv

+161-161
Large diffs are not rendered by default.

ports/stm32/boards/stm32f722_af.csv

+146-146
Large diffs are not rendered by default.

ports/stm32/boards/stm32f746_af.csv

+170-170
Large diffs are not rendered by default.

ports/stm32/boards/stm32f767_af.csv

+170-170
Large diffs are not rendered by default.

ports/stm32/boards/stm32g0b1_af.csv

+96-96
Large diffs are not rendered by default.

ports/stm32/boards/stm32g474_af.csv

+109-109
Large diffs are not rendered by default.

ports/stm32/boards/stm32h573_af.csv

+142-142
Large diffs are not rendered by default.

ports/stm32/boards/stm32h723_af.csv

+116-116
Large diffs are not rendered by default.

ports/stm32/boards/stm32h743_af.csv

+170-170
Large diffs are not rendered by default.

ports/stm32/boards/stm32h7b3_af.csv

+170-170
Large diffs are not rendered by default.

ports/stm32/boards/stm32l072_af.csv

+84-84
Large diffs are not rendered by default.

ports/stm32/boards/stm32l152_af.csv

+117-117
Large diffs are not rendered by default.

ports/stm32/boards/stm32l432_af.csv

+28-28
Original file line numberDiff line numberDiff line change
@@ -1,28 +1,28 @@
1-
Port,,AF0,AF1,AF2,AF3,AF4,AF5,AF6,AF7,AF8,AF9,AF10,AF11,AF12,AF13,AF14,AF15,,,
2-
,,SYS_AF,TIM1/TIM2/LPTIM1,TIM1/TIM2,USART2,I2C1/I2C2/I2C3,SPI1/SPI2,SPI3,USART1/USART2/USART3,LPUART1,CAN1/TSC,USB/QUADSPI,,COMP1/COMP2/SWPMI1,SAI1,TIM2/TIM15/TIM16/LPTIM2,EVENTOUT,ADC,COMP,DAC
3-
PortA,PA0,,TIM2_CH1,,,,,,USART2_CTS,,,,,COMP1_OUT,SAI1_EXTCLK,TIM2_ETR,EVENTOUT,ADC1_IN5,COMP1_INM,
4-
PortA,PA1,,TIM2_CH2,,,I2C1_SMBA,SPI1_SCK,,USART2_RTS/USART2_DE,,,,,,,TIM15_CH1N,EVENTOUT,ADC1_IN6,COMP1_INP,
5-
PortA,PA2,,TIM2_CH3,,,,,,USART2_TX,LPUART1_TX,,QUADSPI_BK1_NCS,,COMP2_OUT,,TIM15_CH1,EVENTOUT,ADC1_IN7,COMP2_INM,
6-
PortA,PA3,,TIM2_CH4,,,,,,USART2_RX,LPUART1_RX,,QUADSPI_CLK,,,SAI1_MCLK_A,TIM15_CH2,EVENTOUT,ADC1_IN8,COMP2_INP,
7-
PortA,PA4,,,,,,SPI1_NSS,SPI3_NSS,USART2_CK,,,,,,SAI1_FS_B,LPTIM2_OUT,EVENTOUT,ADC1_IN9,COMP1_INM/COMP2_INM,DAC1_OUT1
8-
PortA,PA5,,TIM2_CH1,TIM2_ETR,,,SPI1_SCK,,,,,,,,,LPTIM2_ETR,EVENTOUT,ADC1_IN10,COMP1_INM/COMP2_INM,DAC1_OUT2
9-
PortA,PA6,,TIM1_BKIN,,,,SPI1_MISO,COMP1_OUT,USART3_CTS,,,QUADSPI_BK1_IO3,,TIM1_BKIN_COMP2,,TIM16_CH1,EVENTOUT,ADC1_IN11,,
10-
PortA,PA7,,TIM1_CH1N,,,I2C3_SCL,SPI1_MOSI,,,,,QUADSPI_BK1_IO2,,COMP2_OUT,,,EVENTOUT,ADC1_IN12,,
11-
PortA,PA8,MCO,TIM1_CH1,,,,,,USART1_CK,,,,,SWPMI1_IO,SAI1_SCLK_A,LPTIM2_OUT,EVENTOUT,,,
12-
PortA,PA9,,TIM1_CH2,,,I2C1_SCL,,,USART1_TX,,,,,,SAI1_FS_A,TIM15_BKIN,EVENTOUT,,,
13-
PortA,PA10,,TIM1_CH3,,,I2C1_SDA,,,USART1_RX,,,USB_CRS_SYNC,,,SAI1_SD_A,,EVENTOUT,,,
14-
PortA,PA11,,TIM1_CH4,TIM1_BKIN2,,,SPI1_MISO,COMP1_OUT,USART1_CTS,,CAN1_RX,USB_DM,,TIM1_BKIN2_COMP1,,,EVENTOUT,,,
15-
PortA,PA12,,TIM1_ETR,,,,SPI1_MOSI,,USART1_RTS/USART1_DE,,CAN1_TX,USB_DP,,,,,EVENTOUT,,,
16-
PortA,PA13,JTMS/SWDIO,IR_OUT,,,,,,,,,USB_NOE,,SWPMI1_TX,,,EVENTOUT,,,
17-
PortA,PA14,JTCK/SWCLK,LPTIM1_OUT,,,I2C1_SMBA,,,,,,,,SWPMI1_RX,SAI1_SD_B,,EVENTOUT,,,
18-
PortA,PA15,JTDI,TIM2_CH1,TIM2_ETR,USART2_RX,,SPI1_NSS,SPI3_NSS,USART3_RTS/USART3_DE,,TSC_G3_IO1,,,SWPMI1_SUSPEND,SAI1_FS_B,,EVENTOUT,,,
19-
PortB,PB0,,TIM1_CH2N,,,,SPI1_NSS,,USART3_CK,,,QUADSPI_BK1_IO1,,COMP1_OUT,SA1_EXTCLK,,EVENTOUT,ADC1_IN15,,
20-
PortB,PB1,,TIM1_CH3N,,,,,,USART3_RTS/USART3_DE,LPUART1_RTS/LPUART1_DE,,QUADSPI_BK1_IO0,,,,LPTIM2_IN1,EVENTOUT,ADC1_IN16,COMP1_INM,
21-
PortB,PB3,JTDO/TRACESWO,TIM2_CH2,,,,SPI1_SCK,SPI3_SCK,USART1_RTS/USART1_DE,,,,,,SAI1_SCK_B,,EVENTOUT,,COMP2_INM,
22-
PortB,PB4,NJTRST,,,,I2C3_SDA,SPI1_MISO,SPI3_MISO,USART1_CTS,,TSC_G2_IO1,,,,SAI1_MCLK_B,,EVENTOUT,,COMP2_INP,
23-
PortB,PB5,,LPTIM1_IN1,,,I2C1_SMBA,SPI1_MOSI,SPI3_MOSI,USART1_CK,,TSC_G2_IO2,,,COMP2_OUT,SAI1_SD_B,TIM16_BKIN,EVENTOUT,,,
24-
PortB,PB6,,LPTIM1_ETR,,,I2C1_SCL,,,USART1_TX,,TSC_G2_IO3,,,,SAI1_FS_B,TIM16_CH1N,EVENTOUT,,COMP2_INP,
25-
PortB,PB7,,LPTIM1_IN2,,,I2C1_SDA,,,USART1_RX,,TSC_G2_IO4,,,,,,EVENTOUT,,COMP2_INM,
26-
PortC,PC14,,,,,,,,,,,,,,,,EVENTOUT,,,
27-
PortC,PC15,,,,,,,,,,,,,,,,EVENTOUT,,,
28-
PortH,PH3,,,,,,,,,,,,,,,,EVENTOUT,,,
1+
Port ,Pin ,AF0 ,AF1 ,AF2 ,AF3 ,AF4 ,AF5 ,AF6 ,AF7 ,AF8 ,AF9 ,AF10 ,AF11,AF12 ,AF13 ,AF14 ,AF15 ,ADC
2+
, ,SYS_AF ,TIM1/TIM2/LPTIM1,TIM1/TIM2 ,USART2 ,I2C1/I2C2/I2C3,SPI1/SPI2,SPI3 ,USART1/USART2/USART3,LPUART1 ,CAN1/TSC ,USB/QUADSPI , ,COMP1/COMP2/SWPMI1,SAI1 ,TIM2/TIM15/TIM16/LPTIM2,EVENTOUT,ADC
3+
PortA,PA0 , ,TIM2_CH1 , , , , , ,USART2_CTS , , , , ,COMP1_OUT ,SAI1_EXTCLK,TIM2_ETR ,EVENTOUT,ADC1_IN5
4+
PortA,PA1 , ,TIM2_CH2 , , ,I2C1_SMBA ,SPI1_SCK , ,USART2_RTS/USART2_DE, , , , , , ,TIM15_CH1N ,EVENTOUT,ADC1_IN6
5+
PortA,PA2 , ,TIM2_CH3 , , , , , ,USART2_TX ,LPUART1_TX , ,QUADSPI_BK1_NCS, ,COMP2_OUT , ,TIM15_CH1 ,EVENTOUT,ADC1_IN7
6+
PortA,PA3 , ,TIM2_CH4 , , , , , ,USART2_RX ,LPUART1_RX , ,QUADSPI_CLK , , ,SAI1_MCLK_A,TIM15_CH2 ,EVENTOUT,ADC1_IN8
7+
PortA,PA4 , , , , , ,SPI1_NSS ,SPI3_NSS ,USART2_CK , , , , , ,SAI1_FS_B ,LPTIM2_OUT ,EVENTOUT,ADC1_IN9
8+
PortA,PA5 , ,TIM2_CH1 ,TIM2_ETR , , ,SPI1_SCK , , , , , , , , ,LPTIM2_ETR ,EVENTOUT,ADC1_IN10
9+
PortA,PA6 , ,TIM1_BKIN , , , ,SPI1_MISO,COMP1_OUT,USART3_CTS , , ,QUADSPI_BK1_IO3, ,TIM1_BKIN_COMP2 , ,TIM16_CH1 ,EVENTOUT,ADC1_IN11
10+
PortA,PA7 , ,TIM1_CH1N , , ,I2C3_SCL ,SPI1_MOSI, , , , ,QUADSPI_BK1_IO2, ,COMP2_OUT , , ,EVENTOUT,ADC1_IN12
11+
PortA,PA8 ,MCO ,TIM1_CH1 , , , , , ,USART1_CK , , , , ,SWPMI1_IO ,SAI1_SCLK_A,LPTIM2_OUT ,EVENTOUT,
12+
PortA,PA9 , ,TIM1_CH2 , , ,I2C1_SCL , , ,USART1_TX , , , , , ,SAI1_FS_A ,TIM15_BKIN ,EVENTOUT,
13+
PortA,PA10, ,TIM1_CH3 , , ,I2C1_SDA , , ,USART1_RX , , ,USB_CRS_SYNC , , ,SAI1_SD_A , ,EVENTOUT,
14+
PortA,PA11, ,TIM1_CH4 ,TIM1_BKIN2, , ,SPI1_MISO,COMP1_OUT,USART1_CTS , ,CAN1_RX ,USB_DM , ,TIM1_BKIN2_COMP1 , , ,EVENTOUT,
15+
PortA,PA12, ,TIM1_ETR , , , ,SPI1_MOSI, ,USART1_RTS/USART1_DE, ,CAN1_TX ,USB_DP , , , , ,EVENTOUT,
16+
PortA,PA13,JTMS/SWDIO ,IR_OUT , , , , , , , , ,USB_NOE , ,SWPMI1_TX , , ,EVENTOUT,
17+
PortA,PA14,JTCK/SWCLK ,LPTIM1_OUT , , ,I2C1_SMBA , , , , , , , ,SWPMI1_RX ,SAI1_SD_B , ,EVENTOUT,
18+
PortA,PA15,JTDI ,TIM2_CH1 ,TIM2_ETR ,USART2_RX, ,SPI1_NSS ,SPI3_NSS ,USART3_RTS/USART3_DE, ,TSC_G3_IO1, , ,SWPMI1_SUSPEND ,SAI1_FS_B , ,EVENTOUT,
19+
PortB,PB0 , ,TIM1_CH2N , , , ,SPI1_NSS , ,USART3_CK , , ,QUADSPI_BK1_IO1, ,COMP1_OUT ,SA1_EXTCLK , ,EVENTOUT,ADC1_IN15
20+
PortB,PB1 , ,TIM1_CH3N , , , , , ,USART3_RTS/USART3_DE,LPUART1_RTS/LPUART1_DE, ,QUADSPI_BK1_IO0, , , ,LPTIM2_IN1 ,EVENTOUT,ADC1_IN16
21+
PortB,PB3 ,JTDO/TRACESWO,TIM2_CH2 , , , ,SPI1_SCK ,SPI3_SCK ,USART1_RTS/USART1_DE, , , , , ,SAI1_SCK_B , ,EVENTOUT,
22+
PortB,PB4 ,NJTRST , , , ,I2C3_SDA ,SPI1_MISO,SPI3_MISO,USART1_CTS , ,TSC_G2_IO1, , , ,SAI1_MCLK_B, ,EVENTOUT,
23+
PortB,PB5 , ,LPTIM1_IN1 , , ,I2C1_SMBA ,SPI1_MOSI,SPI3_MOSI,USART1_CK , ,TSC_G2_IO2, , ,COMP2_OUT ,SAI1_SD_B ,TIM16_BKIN ,EVENTOUT,
24+
PortB,PB6 , ,LPTIM1_ETR , , ,I2C1_SCL , , ,USART1_TX , ,TSC_G2_IO3, , , ,SAI1_FS_B ,TIM16_CH1N ,EVENTOUT,
25+
PortB,PB7 , ,LPTIM1_IN2 , , ,I2C1_SDA , , ,USART1_RX , ,TSC_G2_IO4, , , , , ,EVENTOUT,
26+
PortC,PC14, , , , , , , , , , , , , , , ,EVENTOUT,
27+
PortC,PC15, , , , , , , , , , , , , , , ,EVENTOUT,
28+
PortH,PH3 , , , , , , , , , , , , , , , ,EVENTOUT,

0 commit comments

Comments
 (0)