Skip to content

Commit cdbad72

Browse files
committed
Fix compilation on riscv32
1 parent 88f5efa commit cdbad72

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

src/riscv32.rs

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,8 @@
11
intrinsics! {
22
// Implementation from gcc
33
// https://raw.githubusercontent.com/gcc-mirror/gcc/master/libgcc/config/epiphany/mulsi3.c
4-
pub extern "C" fn __mulsi3(mut a: u32, mut b: u32) -> u32 {
4+
pub extern "C" fn __mulsi3(a: u32, b: u32) -> u32 {
5+
let (mut a, mut b) = (a, b);
56
let mut r: usize = 0;
67

78
while a > 0 {

0 commit comments

Comments
 (0)