Skip to content

Commit 0cf1fee

Browse files
author
Norbert Kamiński
committed
SEO: Fix broken links
Signed-off-by: Norbert Kamiński <[email protected]>
1 parent f27a6b4 commit 0cf1fee

6 files changed

+6
-7
lines changed

docs/apu_flashing_ipxe.md

+1-1
Original file line numberDiff line numberDiff line change
@@ -130,7 +130,7 @@ Flashing procedure
130130
131131
Type `root` as password to finish logging process.
132132
133-
> Steps shown above can be automated using Robot Framework and [this test](https://github.com/pcengines/apu-test-suite/pull/2/files).
133+
> Steps shown above can be automated using Robot Framework.
134134
135135
8. Now you can start flashing process. To flash firmware with `flashrom` usage
136136
type:

docs/debug/hdd_mPCIe_log_analyze.md

+1-1
Original file line numberDiff line numberDiff line change
@@ -286,7 +286,7 @@ mPCIe2 case you can not fully load into OS: it reboots after: `tsc unst`
286286
executing in this case.
287287

288288
This is done in file
289-
[seabios/src/hw/ahci.c](https://github.com/pcengines/seabios/blob/apu2-support/src/hw/ahci.c),
289+
[seabios/src/hw/ahci.c](https://github.com/pcengines/seabios/blob/apu_support/src/hw/ahci.c),
290290
function `ahci_port_setup` that starts with line 421.
291291

292292
```

docs/debug/sdcard_test.md

+1-2
Original file line numberDiff line numberDiff line change
@@ -26,8 +26,7 @@
2626
### Diff analyze
2727

2828

29-
1. [GOOD-not-inserted.cap](https://github.com/pcengines/apu2-documentation/blob/master/docs/debug/logs/GOOD-not-inserted.cap)
30-
vs [BAD-not-inserted.cap](https://github.com/pcengines/apu2-documentation/blob/master/docs/debug/logs/BAD-not-inserted.cap)
29+
1. `GOOD-not-inserted.cap` vs `BAD-not-inserted.cap`
3130

3231
No differences other than timing differences such as:
3332

docs/debug/tpm.md

+1-1
Original file line numberDiff line numberDiff line change
@@ -52,7 +52,7 @@ The first condition fails and code falls down to TPM 1.2.
5252

5353
### Fix
5454

55-
According to Infineon [datasheet](https://www.infineon.com/dgdl/Infineon-TPM%20SLB%209665-DS-v10_15-EN.pdf?fileId=5546d4625185e0e201518b83d9273d87),
55+
According to Infineon [datasheet](https://www.scribd.com/document/390073324/Infineon-TPM-SLB-9665-DS-v10-15-EN-1-pdf),
5656
the CHIP complies to
5757
[TPM Main Specification, Family "2.0", Level 00, Revision 01.16](https://trustedcomputinggroup.org/resource/tpm-library-specification/).
5858
However I could nto find there any information about hardware registers.

docs/pfSense-install-guide.md

+1-1
Original file line numberDiff line numberDiff line change
@@ -17,7 +17,7 @@ pfSense Installation Guide
1717
## pfSense Image
1818

1919
In order to install pfSense on apu2/3/5 platforms from USB, obtain following
20-
[Image](https://sgpfiles.netgate.com/mirror/downloads/pfSense-CE-memstick-serial-2.5.0-RELEASE-amd64.img.gz)
20+
[Image](https://sgpfiles.netgate.com/mirror/downloads/pfSense-CE-memstick-serial-2.7.1-RELEASE-amd64.img.gz)
2121
from official mirror and follow the official
2222
[Writing Disk Images](https://docs.netgate.com/pfsense/en/latest/hardware/writing-disk-images.html) guide for
2323
Windows, Linux, UNIX or MAC OS X.

docs/tpm_pin_mapping.md

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
# Pin mapping
22

3-
![TPM1a](/docs/TPM1a.png)
3+
![TPM1a](TPM1a.png)
44

55
APU3/4 | TPM1a
66
-----|-----

0 commit comments

Comments
 (0)