Skip to content

Commit 616fdb0

Browse files
committed
Add link to HDLBits tutorial
1 parent 3d22d5a commit 616fdb0

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

verilog/README.md

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -141,3 +141,4 @@ You can use the provided `traffic.v` and `traffic_tb.v`.
141141
## Links
142142

143143
- [Verilog cheatsheet](https://www.cl.cam.ac.uk/teaching/0910/ECAD+Arch/files/verilogcheatsheet.pdf) (PDF)
144+
- [HDLBits](https://hdlbits.01xz.net/wiki/Problem_sets) - online, interactive Verilog exercises

0 commit comments

Comments
 (0)