Skip to content

Commit b69d9aa

Browse files
committed
docs: make runnable with Jekyll
1 parent c32ab27 commit b69d9aa

File tree

5 files changed

+21
-1
lines changed

5 files changed

+21
-1
lines changed

.gitignore

+2
Original file line numberDiff line numberDiff line change
@@ -3,3 +3,5 @@ __pycache__
33
*.vcd
44
*.d
55
build/
6+
/docs/_site
7+
/docs/.sass-cache

docs/_config.yml

+7-1
Original file line numberDiff line numberDiff line change
@@ -1 +1,7 @@
1-
theme: jekyll-theme-slate
1+
theme: jekyll-theme-slate
2+
title: FPGA tutorial
3+
defaults:
4+
- scope:
5+
path: "" # an empty string here means all files in the project
6+
values:
7+
layout: "default"

docs/fpga.md

+4
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,7 @@
1+
---
2+
title: FPGA
3+
---
4+
15
# FPGA
26

37
We'll be working in the `verilog` directory.

docs/index.md

+4
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,7 @@
1+
---
2+
title: FPGA tutorial
3+
---
4+
15
# FPGA tutorial
26

37
Here are some materials for my FPGA workshop. The workshop uses the open source

docs/verilog.md

+4
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,7 @@
1+
---
2+
title: Verilog basics
3+
---
4+
15
# Verilog basics
26

37
We'll be working in the `verilog` directory.

0 commit comments

Comments
 (0)