We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent d70b713 commit f0af9d7Copy full SHA for f0af9d7
verilog/README.md
@@ -51,7 +51,7 @@ Now, use half-adders to construct an adder. An adder adds two bits and a carry-i
51
1 1 0 0 1
52
1 1 1 1 1
53
54
-Finally, use the adders to add a 4-bit number:
+Finally, use the adders to construct a 4-bit adder:
55
56
x y s c
57
0 commit comments