@@ -105,8 +105,10 @@ v3d_irq(int irq, void *arg)
105
105
v3d -> gpu_queue_stats [V3D_BIN ].last_exec_end = local_clock ();
106
106
107
107
trace_v3d_bcl_irq (& v3d -> drm , fence -> seqno );
108
- dma_fence_signal ( & fence -> base );
108
+
109
109
v3d -> bin_job = NULL ;
110
+ dma_fence_signal (& fence -> base );
111
+
110
112
status = IRQ_HANDLED ;
111
113
}
112
114
@@ -116,8 +118,10 @@ v3d_irq(int irq, void *arg)
116
118
v3d -> gpu_queue_stats [V3D_RENDER ].last_exec_end = local_clock ();
117
119
118
120
trace_v3d_rcl_irq (& v3d -> drm , fence -> seqno );
119
- dma_fence_signal ( & fence -> base );
121
+
120
122
v3d -> render_job = NULL ;
123
+ dma_fence_signal (& fence -> base );
124
+
121
125
status = IRQ_HANDLED ;
122
126
}
123
127
@@ -128,8 +132,10 @@ v3d_irq(int irq, void *arg)
128
132
v3d -> gpu_queue_stats [V3D_CSD ].last_exec_end = local_clock ();
129
133
130
134
trace_v3d_csd_irq (& v3d -> drm , fence -> seqno );
131
- dma_fence_signal ( & fence -> base );
135
+
132
136
v3d -> csd_job = NULL ;
137
+ dma_fence_signal (& fence -> base );
138
+
133
139
status = IRQ_HANDLED ;
134
140
}
135
141
@@ -166,8 +172,10 @@ v3d_hub_irq(int irq, void *arg)
166
172
v3d -> gpu_queue_stats [V3D_TFU ].last_exec_end = local_clock ();
167
173
168
174
trace_v3d_tfu_irq (& v3d -> drm , fence -> seqno );
169
- dma_fence_signal ( & fence -> base );
175
+
170
176
v3d -> tfu_job = NULL ;
177
+ dma_fence_signal (& fence -> base );
178
+
171
179
status = IRQ_HANDLED ;
172
180
}
173
181
0 commit comments