Skip to content

Commit eab19e7

Browse files
drivers: drm: rp1-vec: Increase width limit, for PAL 16:9 @ 18MHz
There was no technical reason for the DRM mode's width limit of 848; increase it to 960 (720*18MHz/13.5MHz) to support ~square pixels on 16:9 screens. Tweak the PAL active window to start slightly earlier. (The maximum number of visible columns at 18MHz is about 942.) Signed-off-by: Nick Hollinghurst <[email protected]>
1 parent cc50cdb commit eab19e7

File tree

2 files changed

+4
-4
lines changed

2 files changed

+4
-4
lines changed

drivers/gpu/drm/rp1/rp1-vec/rp1_vec.c

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -508,8 +508,8 @@ static int rp1vec_platform_probe(struct platform_device *pdev)
508508

509509
vec->drm.mode_config.min_width = 256;
510510
vec->drm.mode_config.min_height = 128;
511-
vec->drm.mode_config.max_width = 848; /* for System E */
512-
vec->drm.mode_config.max_height = 738; /* for System E */
511+
vec->drm.mode_config.max_width = 960; /* for "widescreen" @ 18MHz */
512+
vec->drm.mode_config.max_height = 738; /* for System E only */
513513
vec->drm.mode_config.preferred_depth = 32;
514514
vec->drm.mode_config.prefer_shadow = 0;
515515
vec->drm.mode_config.quirk_addfb_prefer_host_byte_order = true;

drivers/gpu/drm/rp1/rp1-vec/rp1_vec_hw.c

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -195,7 +195,7 @@ static const struct rp1vec_hwmode rp1vec_hwmodes[3][2] = {
195195
.misc = 0x00091c01, /* 5-tap FIR, SEQ_EN, 8 fld sync, PAL */
196196
.nco_freq = 0x0a8262b2cc48c1d1,
197197
.timing_regs = {
198-
0x046e0cee, 0x0d8001fb, 0x025c034f, 0x00fd0b84,
198+
0x04660cee, 0x0d8001fb, 0x025c034f, 0x00fd0b84,
199199
0x026c0270, 0x00000004, 0x00050009, 0x00070135,
200200
0x00000000, 0x00000000, 0x00000000, 0x00000000,
201201
0x00170136, 0x00000000,
@@ -218,7 +218,7 @@ static const struct rp1vec_hwmode rp1vec_hwmodes[3][2] = {
218218
.misc = 0x0009dc03, /* 5-tap FIR, SEQ_EN, 4 flds, 8 fld sync, ilace, PAL */
219219
.nco_freq = 0x0a8262b2cc48c1d1,
220220
.timing_regs = {
221-
0x046e0cee, 0x0d8001fb, 0x025c034f, 0x00fd0b84,
221+
0x04660cee, 0x0d8001fb, 0x025c034f, 0x00fd0b84,
222222
0x026c0270, 0x00000004, 0x00050009, 0x00070135,
223223
0x013f026d, 0x00060136, 0x0140026e, 0x0150026e,
224224
0x00180136, 0x026f0017,

0 commit comments

Comments
 (0)