We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent a2d8f6d commit 8ef3eb9Copy full SHA for 8ef3eb9
CHANGELOG.md
@@ -18,6 +18,10 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
18
There is a feature `cm7` to enable access to these.
19
- Added `delay::Delay::with_source`, a constructor that lets you specify
20
the SysTick clock source (#374).
21
+- Added the capability for `DWT` to do cycle count comparison (#367).
22
+- Updated `SCB.ICSR.VECTACTIVE`/`SCB::vect_active()` to be 9 bits instead of 8.
23
+ Also fixes `VectActive::from` to take a `u16` and subtract `16` for
24
+ `VectActive::Interrupt`s to match `SBC::vect_active()` (#373).
25
26
### Deprecated
27
0 commit comments