Skip to content

Commit a7f0c22

Browse files
aemersoncuviper
authored andcommitted
[AArch64][GlobalISel] Fix incorrect codegen for <16 x s8> G_ASHR.
Fixes PR49904
1 parent ed5f9cd commit a7f0c22

File tree

2 files changed

+3
-3
lines changed

2 files changed

+3
-3
lines changed

llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp

+1-1
Original file line numberDiff line numberDiff line change
@@ -1791,7 +1791,7 @@ bool AArch64InstructionSelector::selectVectorAshrLshr(
17911791
NegOpc = AArch64::NEGv8i16;
17921792
} else if (Ty == LLT::vector(16, 8)) {
17931793
Opc = IsASHR ? AArch64::SSHLv16i8 : AArch64::USHLv16i8;
1794-
NegOpc = AArch64::NEGv8i16;
1794+
NegOpc = AArch64::NEGv16i8;
17951795
} else if (Ty == LLT::vector(8, 8)) {
17961796
Opc = IsASHR ? AArch64::SSHLv8i8 : AArch64::USHLv8i8;
17971797
NegOpc = AArch64::NEGv8i8;

llvm/test/CodeGen/AArch64/GlobalISel/select-vector-shift.mir

+2-2
Original file line numberDiff line numberDiff line change
@@ -562,8 +562,8 @@ body: |
562562
; CHECK: liveins: $q0, $q1
563563
; CHECK: [[COPY:%[0-9]+]]:fpr128 = COPY $q0
564564
; CHECK: [[COPY1:%[0-9]+]]:fpr128 = COPY $q1
565-
; CHECK: [[NEGv8i16_:%[0-9]+]]:fpr128 = NEGv8i16 [[COPY1]]
566-
; CHECK: [[USHLv16i8_:%[0-9]+]]:fpr128 = USHLv16i8 [[COPY]], [[NEGv8i16_]]
565+
; CHECK: [[NEGv16i8_:%[0-9]+]]:fpr128 = NEGv16i8 [[COPY1]]
566+
; CHECK: [[USHLv16i8_:%[0-9]+]]:fpr128 = USHLv16i8 [[COPY]], [[NEGv16i8_]]
567567
; CHECK: $q0 = COPY [[USHLv16i8_]]
568568
; CHECK: RET_ReallyLR implicit $q0
569569
%0:fpr(<16 x s8>) = COPY $q0

0 commit comments

Comments
 (0)