Skip to content

Commit 37a875c

Browse files
committed
Try to fix codegen tests for ??? LLVM 14 ???
1 parent a82adf0 commit 37a875c

File tree

2 files changed

+5
-5
lines changed

2 files changed

+5
-5
lines changed

tests/codegen/simd-intrinsic/simd-intrinsic-generic-bitmask.rs

+1-1
Original file line numberDiff line numberDiff line change
@@ -55,7 +55,7 @@ pub unsafe fn bitmask_uint(x: u32x2) -> u8 {
5555
// CHECK-LABEL: @bitmask_int16
5656
#[no_mangle]
5757
pub unsafe fn bitmask_int16(x: i8x16) -> u16 {
58-
// CHECK: [[A:%[0-9]+]] = lshr <16 x i8> %{{x|1}}, <i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7>
58+
// CHECK: [[A:%[0-9]+]] = lshr <16 x i8> %{{x|1|2}}, <i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7>
5959
// CHECK: [[B:%[0-9]+]] = trunc <16 x i8> [[A]] to <16 x i1>
6060
// CHECK: %{{[0-9]+}} = bitcast <16 x i1> [[B]] to i16
6161
// CHECK-NOT: zext

tests/codegen/simd-intrinsic/simd-intrinsic-generic-extract-insert.rs

+4-4
Original file line numberDiff line numberDiff line change
@@ -21,27 +21,27 @@ extern "platform-intrinsic" {
2121
// CHECK-LABEL: @extract_m
2222
#[no_mangle]
2323
pub unsafe fn extract_m(v: M, i: u32) -> f32 {
24-
// CHECK: extractelement <4 x float> %{{v|1}}, i32 %i
24+
// CHECK: extractelement <4 x float> %{{v|1|2}}, i32 %i
2525
simd_extract(v, i)
2626
}
2727

2828
// CHECK-LABEL: @extract_s
2929
#[no_mangle]
3030
pub unsafe fn extract_s(v: S<4>, i: u32) -> f32 {
31-
// CHECK: extractelement <4 x float> %{{v|1}}, i32 %i
31+
// CHECK: extractelement <4 x float> %{{v|1|2}}, i32 %i
3232
simd_extract(v, i)
3333
}
3434

3535
// CHECK-LABEL: @insert_m
3636
#[no_mangle]
3737
pub unsafe fn insert_m(v: M, i: u32, j: f32) -> M {
38-
// CHECK: insertelement <4 x float> %{{v|1}}, float %j, i32 %i
38+
// CHECK: insertelement <4 x float> %{{v|1|2}}, float %j, i32 %i
3939
simd_insert(v, i, j)
4040
}
4141

4242
// CHECK-LABEL: @insert_s
4343
#[no_mangle]
4444
pub unsafe fn insert_s(v: S<4>, i: u32, j: f32) -> S<4> {
45-
// CHECK: insertelement <4 x float> %{{v|1}}, float %j, i32 %i
45+
// CHECK: insertelement <4 x float> %{{v|1|2}}, float %j, i32 %i
4646
simd_insert(v, i, j)
4747
}

0 commit comments

Comments
 (0)