Skip to content

Commit 6d5d509

Browse files
authored
Rollup merge of #117879 - durin42:nneg-zext, r=nikic
tests: update check for inferred nneg on zext This was broken by upstream llvm/llvm-project@dc6d077. It's easy enough to use a regex match to support both, so we do that. r? `@nikic` `@rustbot` label: +llvm-main
2 parents a87ad4e + 5d8d700 commit 6d5d509

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

tests/codegen/unchecked_shifts.rs

+2-2
Original file line numberDiff line numberDiff line change
@@ -31,7 +31,7 @@ pub unsafe fn unchecked_shl_unsigned_smaller(a: u16, b: u32) -> u16 {
3131
#[no_mangle]
3232
pub unsafe fn unchecked_shl_unsigned_bigger(a: u64, b: u32) -> u64 {
3333
// CHECK-NOT: assume
34-
// CHECK: %[[EXT:.+]] = zext i32 %b to i64
34+
// CHECK: %[[EXT:.+]] = zext{{( nneg)?}} i32 %b to i64
3535
// CHECK: shl i64 %a, %[[EXT]]
3636
a.unchecked_shl(b)
3737
}
@@ -63,7 +63,7 @@ pub unsafe fn unchecked_shr_signed_smaller(a: i16, b: u32) -> i16 {
6363
#[no_mangle]
6464
pub unsafe fn unchecked_shr_signed_bigger(a: i64, b: u32) -> i64 {
6565
// CHECK-NOT: assume
66-
// CHECK: %[[EXT:.+]] = zext i32 %b to i64
66+
// CHECK: %[[EXT:.+]] = zext{{( nneg)?}} i32 %b to i64
6767
// CHECK: ashr i64 %a, %[[EXT]]
6868
a.unchecked_shr(b)
6969
}

0 commit comments

Comments
 (0)