@@ -436,7 +436,7 @@ pub unsafe fn vcopy_laneq_s64<const LANE1: i32, const LANE2: i32>(
436
436
) -> int64x1_t {
437
437
static_assert ! ( LANE1 == 0 ) ;
438
438
static_assert_uimm_bits ! ( LANE2 , 1 ) ;
439
- transmute :: < i64 , _ > ( simd_extract ( b, LANE2 as u32 ) )
439
+ transmute :: < i64 , _ > ( simd_extract ! ( b, LANE2 as u32 ) )
440
440
}
441
441
442
442
/// Duplicate vector element to vector or scalar
@@ -451,7 +451,7 @@ pub unsafe fn vcopy_laneq_u64<const LANE1: i32, const LANE2: i32>(
451
451
) -> uint64x1_t {
452
452
static_assert ! ( LANE1 == 0 ) ;
453
453
static_assert_uimm_bits ! ( LANE2 , 1 ) ;
454
- transmute :: < u64 , _ > ( simd_extract ( b, LANE2 as u32 ) )
454
+ transmute :: < u64 , _ > ( simd_extract ! ( b, LANE2 as u32 ) )
455
455
}
456
456
457
457
/// Duplicate vector element to vector or scalar
@@ -466,7 +466,7 @@ pub unsafe fn vcopy_laneq_p64<const LANE1: i32, const LANE2: i32>(
466
466
) -> poly64x1_t {
467
467
static_assert ! ( LANE1 == 0 ) ;
468
468
static_assert_uimm_bits ! ( LANE2 , 1 ) ;
469
- transmute :: < u64 , _ > ( simd_extract ( b, LANE2 as u32 ) )
469
+ transmute :: < u64 , _ > ( simd_extract ! ( b, LANE2 as u32 ) )
470
470
}
471
471
472
472
/// Duplicate vector element to vector or scalar
@@ -481,7 +481,7 @@ pub unsafe fn vcopy_laneq_f64<const LANE1: i32, const LANE2: i32>(
481
481
) -> float64x1_t {
482
482
static_assert ! ( LANE1 == 0 ) ;
483
483
static_assert_uimm_bits ! ( LANE2 , 1 ) ;
484
- transmute :: < f64 , _ > ( simd_extract ( b, LANE2 as u32 ) )
484
+ transmute :: < f64 , _ > ( simd_extract ! ( b, LANE2 as u32 ) )
485
485
}
486
486
487
487
/// Load multiple single-element structures to one, two, three, or four registers.
@@ -749,7 +749,7 @@ pub unsafe fn vld1q_dup_f64(ptr: *const f64) -> float64x2_t {
749
749
#[ stable( feature = "neon_intrinsics" , since = "1.59.0" ) ]
750
750
pub unsafe fn vld1_lane_f64 < const LANE : i32 > ( ptr : * const f64 , src : float64x1_t ) -> float64x1_t {
751
751
static_assert ! ( LANE == 0 ) ;
752
- simd_insert ( src, LANE as u32 , * ptr)
752
+ simd_insert ! ( src, LANE as u32 , * ptr)
753
753
}
754
754
755
755
/// Load one single-element structure to one lane of one register.
@@ -760,7 +760,7 @@ pub unsafe fn vld1_lane_f64<const LANE: i32>(ptr: *const f64, src: float64x1_t)
760
760
#[ stable( feature = "neon_intrinsics" , since = "1.59.0" ) ]
761
761
pub unsafe fn vld1q_lane_f64 < const LANE : i32 > ( ptr : * const f64 , src : float64x2_t ) -> float64x2_t {
762
762
static_assert_uimm_bits ! ( LANE , 1 ) ;
763
- simd_insert ( src, LANE as u32 , * ptr)
763
+ simd_insert ! ( src, LANE as u32 , * ptr)
764
764
}
765
765
766
766
/// Store multiple single-element structures from one, two, three, or four registers.
@@ -2038,7 +2038,7 @@ pub unsafe fn vmovq_n_f64(value: f64) -> float64x2_t {
2038
2038
#[ cfg_attr( test, assert_instr( mov) ) ]
2039
2039
#[ stable( feature = "neon_intrinsics" , since = "1.59.0" ) ]
2040
2040
pub unsafe fn vget_high_f64 ( a : float64x2_t ) -> float64x1_t {
2041
- float64x1_t ( simd_extract ( a, 1 ) )
2041
+ float64x1_t ( simd_extract ! ( a, 1 ) )
2042
2042
}
2043
2043
2044
2044
/// Duplicate vector element to vector or scalar
@@ -2047,7 +2047,7 @@ pub unsafe fn vget_high_f64(a: float64x2_t) -> float64x1_t {
2047
2047
#[ cfg_attr( test, assert_instr( ext) ) ]
2048
2048
#[ stable( feature = "neon_intrinsics" , since = "1.59.0" ) ]
2049
2049
pub unsafe fn vget_high_p64 ( a : poly64x2_t ) -> poly64x1_t {
2050
- transmute ( u64x1:: new ( simd_extract ( a, 1 ) ) )
2050
+ transmute ( u64x1:: new ( simd_extract ! ( a, 1 ) ) )
2051
2051
}
2052
2052
2053
2053
/// Duplicate vector element to vector or scalar
@@ -2056,7 +2056,7 @@ pub unsafe fn vget_high_p64(a: poly64x2_t) -> poly64x1_t {
2056
2056
#[ cfg_attr( test, assert_instr( nop) ) ]
2057
2057
#[ stable( feature = "neon_intrinsics" , since = "1.59.0" ) ]
2058
2058
pub unsafe fn vget_low_f64 ( a : float64x2_t ) -> float64x1_t {
2059
- float64x1_t ( simd_extract ( a, 0 ) )
2059
+ float64x1_t ( simd_extract ! ( a, 0 ) )
2060
2060
}
2061
2061
2062
2062
/// Duplicate vector element to vector or scalar
@@ -2065,7 +2065,7 @@ pub unsafe fn vget_low_f64(a: float64x2_t) -> float64x1_t {
2065
2065
#[ cfg_attr( test, assert_instr( nop) ) ]
2066
2066
#[ stable( feature = "neon_intrinsics" , since = "1.59.0" ) ]
2067
2067
pub unsafe fn vget_low_p64 ( a : poly64x2_t ) -> poly64x1_t {
2068
- transmute ( u64x1:: new ( simd_extract ( a, 0 ) ) )
2068
+ transmute ( u64x1:: new ( simd_extract ! ( a, 0 ) ) )
2069
2069
}
2070
2070
2071
2071
/// Duplicate vector element to vector or scalar
@@ -2076,7 +2076,7 @@ pub unsafe fn vget_low_p64(a: poly64x2_t) -> poly64x1_t {
2076
2076
#[ cfg_attr( all( test, target_arch = "aarch64" ) , assert_instr( nop, IMM5 = 0 ) ) ]
2077
2077
pub unsafe fn vget_lane_f64 < const IMM5 : i32 > ( v : float64x1_t ) -> f64 {
2078
2078
static_assert ! ( IMM5 == 0 ) ;
2079
- simd_extract ( v, IMM5 as u32 )
2079
+ simd_extract ! ( v, IMM5 as u32 )
2080
2080
}
2081
2081
2082
2082
/// Duplicate vector element to vector or scalar
@@ -2087,7 +2087,7 @@ pub unsafe fn vget_lane_f64<const IMM5: i32>(v: float64x1_t) -> f64 {
2087
2087
#[ cfg_attr( all( test, target_arch = "aarch64" ) , assert_instr( nop, IMM5 = 0 ) ) ]
2088
2088
pub unsafe fn vgetq_lane_f64 < const IMM5 : i32 > ( v : float64x2_t ) -> f64 {
2089
2089
static_assert_uimm_bits ! ( IMM5 , 1 ) ;
2090
- simd_extract ( v, IMM5 as u32 )
2090
+ simd_extract ! ( v, IMM5 as u32 )
2091
2091
}
2092
2092
2093
2093
/// Vector combine
0 commit comments