@@ -627,8 +627,8 @@ typedef struct _AT91S_MC
627
627
/* -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- */
628
628
#define AT91C_MC_RCB ( ( unsigned int ) 0x1 << 0 ) /* (MC) Remap Command Bit */
629
629
/* -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- */
630
- #define AT91C_MC_UNDADD ( ( unsigned int ) 0x1 << 0 ) /* (MC) Undefined Addess Abort Status */
631
- #define AT91C_MC_MISADD ( ( unsigned int ) 0x1 << 1 ) /* (MC) Misaligned Addess Abort Status */
630
+ #define AT91C_MC_UNDADD ( ( unsigned int ) 0x1 << 0 ) /* (MC) Undefined Address Abort Status */
631
+ #define AT91C_MC_MISADD ( ( unsigned int ) 0x1 << 1 ) /* (MC) Misaligned Address Abort Status */
632
632
#define AT91C_MC_ABTSZ ( ( unsigned int ) 0x3 << 8 ) /* (MC) Abort Size Status */
633
633
#define AT91C_MC_ABTSZ_BYTE ( ( unsigned int ) 0x0 << 8 ) /* (MC) Byte */
634
634
#define AT91C_MC_ABTSZ_HWORD ( ( unsigned int ) 0x1 << 8 ) /* (MC) Half-word */
@@ -1509,7 +1509,7 @@ typedef struct _AT91S_EMAC
1509
1509
AT91_REG EMAC_ECOL; /* Excessive Collision Register */
1510
1510
AT91_REG EMAC_TUND; /* Transmit Underrun Error Register */
1511
1511
AT91_REG EMAC_CSE; /* Carrier Sense Error Register */
1512
- AT91_REG EMAC_RRE; /* Receive Ressource Error Register */
1512
+ AT91_REG EMAC_RRE; /* Receive Resource Error Register */
1513
1513
AT91_REG EMAC_ROV; /* Receive Overrun Errors Register */
1514
1514
AT91_REG EMAC_RSE; /* Receive Symbol Errors Register */
1515
1515
AT91_REG EMAC_ELE; /* Excessive Length Errors Register */
@@ -2393,7 +2393,7 @@ typedef struct _AT91S_TDES
2393
2393
#define AT91C_EMAC_SA1H ( ( AT91_REG * ) 0xFFFDC09C ) /* (EMAC) Specific Address 1 Top, Last 2 bytes */
2394
2394
#define AT91C_EMAC_CSE ( ( AT91_REG * ) 0xFFFDC068 ) /* (EMAC) Carrier Sense Error Register */
2395
2395
#define AT91C_EMAC_SA3H ( ( AT91_REG * ) 0xFFFDC0AC ) /* (EMAC) Specific Address 3 Top, Last 2 bytes */
2396
- #define AT91C_EMAC_RRE ( ( AT91_REG * ) 0xFFFDC06C ) /* (EMAC) Receive Ressource Error Register */
2396
+ #define AT91C_EMAC_RRE ( ( AT91_REG * ) 0xFFFDC06C ) /* (EMAC) Receive Resource Error Register */
2397
2397
#define AT91C_EMAC_STE ( ( AT91_REG * ) 0xFFFDC084 ) /* (EMAC) SQE Test Error Register */
2398
2398
/* ========== Register definition for PDC_ADC peripheral ========== */
2399
2399
#define AT91C_ADC_PTSR ( ( AT91_REG * ) 0xFFFD8124 ) /* (PDC_ADC) PDC Transfer Status Register */
@@ -3125,9 +3125,9 @@ AT91C_MC_RCB EQU( 0x1 << 0 );
3125
3125
-( MC ) Remap Command Bit
3126
3126
/* - -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- */
3127
3127
AT91C_MC_UNDADD EQU( 0x1 << 0 );
3128
- -( MC ) Undefined Addess Abort Status
3128
+ -( MC ) Undefined Address Abort Status
3129
3129
AT91C_MC_MISADD EQU( 0x1 << 1 );
3130
- -( MC ) Misaligned Addess Abort Status
3130
+ -( MC ) Misaligned Address Abort Status
3131
3131
AT91C_MC_ABTSZ EQU( 0x3 << 8 );
3132
3132
-( MC ) Abort Size Status
3133
3133
AT91C_MC_ABTSZ_BYTE EQU( 0x0 << 8 );
@@ -5698,7 +5698,7 @@ AT91C_US_CLKS EQU( 0x3 << 4 );
5698
5698
AT91C_EMAC_SA3H EQU( 0xFFFDC0AC );
5699
5699
-( EMAC ) Specific Address 3 Top, Last 2 bytes
5700
5700
AT91C_EMAC_RRE EQU( 0xFFFDC06C );
5701
- -( EMAC ) Receive Ressource Error Register
5701
+ -( EMAC ) Receive Resource Error Register
5702
5702
AT91C_EMAC_STE EQU( 0xFFFDC084 );
5703
5703
-( EMAC ) SQE Test Error Register
5704
5704
/* - ========== Register definition for PDC_ADC peripheral ========== */
0 commit comments