Skip to content

Commit 6da534f

Browse files
committed
mb/system76/rpl: Add bonw15-b variant
The Bonobo has been updated with a Thunderbolt 5 controller (Barlow Ridge). Identified chip changes from the schematics: - JHL8540_MP -> JHL9580_QS - TPS65994BF -> TPS65994BH - IT5570E-128 -> IT5570E-256 Change-Id: I784e489cdd034febeaaac0182ab5b4fe672381ec Signed-off-by: Tim Crawford <[email protected]>
1 parent 0c110da commit 6da534f

File tree

12 files changed

+777
-5
lines changed

12 files changed

+777
-5
lines changed

Diff for: src/mainboard/system76/rpl/Kconfig

+16-4
Original file line numberDiff line numberDiff line change
@@ -53,6 +53,15 @@ config BOARD_SYSTEM76_BONW15
5353
select PCIEXP_HOTPLUG
5454
select SOC_INTEL_ALDERLAKE_PCH_S
5555

56+
config BOARD_SYSTEM76_BONW15_B
57+
select BOARD_SYSTEM76_RPL_COMMON
58+
select DRIVERS_GFX_NVIDIA
59+
select DRIVERS_GFX_NVIDIA_DYNAMIC_BOOST
60+
select DRIVERS_INTEL_DTBT
61+
select EC_SYSTEM76_EC_DGPU
62+
select PCIEXP_HOTPLUG
63+
select SOC_INTEL_ALDERLAKE_PCH_S
64+
5665
config BOARD_SYSTEM76_DARP9
5766
select BOARD_SYSTEM76_RPL_COMMON
5867
select PCIEXP_HOTPLUG
@@ -112,6 +121,7 @@ config VARIANT_DIR
112121
default "addw3" if BOARD_SYSTEM76_ADDW3
113122
default "addw4" if BOARD_SYSTEM76_ADDW4
114123
default "bonw15" if BOARD_SYSTEM76_BONW15
124+
default "bonw15-b" if BOARD_SYSTEM76_BONW15_B
115125
default "darp9" if BOARD_SYSTEM76_DARP9
116126
default "galp7" if BOARD_SYSTEM76_GALP7
117127
default "gaze18" if BOARD_SYSTEM76_GAZE18
@@ -127,6 +137,7 @@ config MAINBOARD_PART_NUMBER
127137
default "addw3" if BOARD_SYSTEM76_ADDW3
128138
default "addw4" if BOARD_SYSTEM76_ADDW4
129139
default "bonw15" if BOARD_SYSTEM76_BONW15
140+
default "bonw15-b" if BOARD_SYSTEM76_BONW15_B
130141
default "darp9" if BOARD_SYSTEM76_DARP9
131142
default "galp7" if BOARD_SYSTEM76_GALP7
132143
default "gaze18" if BOARD_SYSTEM76_GAZE18
@@ -137,7 +148,7 @@ config MAINBOARD_PART_NUMBER
137148

138149
config MAINBOARD_SMBIOS_PRODUCT_NAME
139150
default "Adder WS" if BOARD_SYSTEM76_ADDW3 || BOARD_SYSTEM76_ADDW4
140-
default "Bonobo WS" if BOARD_SYSTEM76_BONW15
151+
default "Bonobo WS" if BOARD_SYSTEM76_BONW15 || BOARD_SYSTEM76_BONW15_B
141152
default "Darter Pro" if BOARD_SYSTEM76_DARP9
142153
default "Galago Pro" if BOARD_SYSTEM76_GALP7
143154
default "Gazelle" if BOARD_SYSTEM76_GAZE18
@@ -149,6 +160,7 @@ config MAINBOARD_VERSION
149160
default "addw3" if BOARD_SYSTEM76_ADDW3
150161
default "addw4" if BOARD_SYSTEM76_ADDW4
151162
default "bonw15" if BOARD_SYSTEM76_BONW15
163+
default "bonw15-b" if BOARD_SYSTEM76_BONW15_B
152164
default "darp9" if BOARD_SYSTEM76_DARP9
153165
default "galp7" if BOARD_SYSTEM76_GALP7
154166
default "gaze18" if BOARD_SYSTEM76_GAZE18
@@ -171,15 +183,15 @@ config DIMM_SPD_SIZE
171183
default 512
172184

173185
config DRIVERS_GFX_NVIDIA_BRIDGE
174-
default 0x02 if BOARD_SYSTEM76_BONW15
186+
default 0x02 if BOARD_SYSTEM76_BONW15 || BOARD_SYSTEM76_BONW15_B
175187

176188
config DRIVERS_GFX_NVIDIA_DYNAMIC_BOOST_TPP
177189
default 45 if BOARD_SYSTEM76_ORYP11 || BOARD_SYSTEM76_ORYP12
178190
default 55 if BOARD_SYSTEM76_ADDW3 || BOARD_SYSTEM76_ADDW4 || BOARD_SYSTEM76_GAZE18 || BOARD_SYSTEM76_SERW13
179-
default 80 if BOARD_SYSTEM76_BONW15
191+
default 80 if BOARD_SYSTEM76_BONW15 || BOARD_SYSTEM76_BONW15_B
180192

181193
config DRIVERS_GFX_NVIDIA_DYNAMIC_BOOST_MAX
182-
default 25 if BOARD_SYSTEM76_ADDW3 || BOARD_SYSTEM76_ADDW4 || BOARD_SYSTEM76_BONW15 || BOARD_SYSTEM76_GAZE18 || BOARD_SYSTEM76_ORYP11 || BOARD_SYSTEM76_ORYP12 || BOARD_SYSTEM76_SERW13
194+
default 25 if BOARD_SYSTEM76_ADDW3 || BOARD_SYSTEM76_ADDW4 || BOARD_SYSTEM76_BONW15 || BOARD_SYSTEM76_BONW15_B || BOARD_SYSTEM76_GAZE18 || BOARD_SYSTEM76_ORYP11 || BOARD_SYSTEM76_ORYP12 || BOARD_SYSTEM76_SERW13
183195

184196
config FMDFILE
185197
default "src/mainboard/\$(CONFIG_MAINBOARD_DIR)/variants/\$(CONFIG_VARIANT_DIR)/board.fmd"

Diff for: src/mainboard/system76/rpl/Kconfig.name

+3
Original file line numberDiff line numberDiff line change
@@ -9,6 +9,9 @@ config BOARD_SYSTEM76_ADDW4
99
config BOARD_SYSTEM76_BONW15
1010
bool "bonw15"
1111

12+
config BOARD_SYSTEM76_BONW15_B
13+
bool "bonw15-b"
14+
1215
config BOARD_SYSTEM76_DARP9
1316
bool "darp9"
1417

Diff for: src/mainboard/system76/rpl/acpi/mainboard.asl

+1-1
Original file line numberDiff line numberDiff line change
@@ -14,7 +14,7 @@ Scope (\_SB) {
1414
#include "backlight.asl"
1515

1616
#if CONFIG(DRIVERS_GFX_NVIDIA)
17-
#if CONFIG(SOC_INTEL_ALDERLAKE_PCH_P) || CONFIG(BOARD_SYSTEM76_BONW15)
17+
#if CONFIG(SOC_INTEL_ALDERLAKE_PCH_P) || CONFIG(BOARD_SYSTEM76_BONW15) || CONFIG(BOARD_SYSTEM76_BONW15_B)
1818
Scope (PEG2) {
1919
#include <drivers/gfx/nvidia/acpi/tigerlake.asl>
2020
}
+12
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,12 @@
1+
FLASH 32M {
2+
SI_DESC 4K
3+
SI_ME 3944K
4+
SI_BIOS@16M 16M {
5+
RW_MRC_CACHE 64K
6+
SMMSTORE(PRESERVE) 256K
7+
WP_RO {
8+
FMAP 4K
9+
COREBOOT(CBFS)
10+
}
11+
}
12+
}
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,2 @@
1+
Board name: bonw15-b
2+
Release year: 2024
8.5 KB
Binary file not shown.

Diff for: src/mainboard/system76/rpl/variants/bonw15-b/gpio.c

+294
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,294 @@
1+
/* SPDX-License-Identifier: GPL-2.0-only */
2+
3+
#include <mainboard/gpio.h>
4+
#include <soc/gpio.h>
5+
6+
static const struct pad_config gpio_table[] = {
7+
/* ------- GPIO Group GPD ------- */
8+
PAD_NC(GPD0, NONE),
9+
PAD_CFG_NF(GPD1, NATIVE, PWROK, NF1), // AC_PRESENT
10+
_PAD_CFG_STRUCT(GPD2, 0x42880100, 0x0000), // PCH_LAN_WAKE#
11+
PAD_CFG_NF(GPD3, UP_20K, PWROK, NF1), // PWR_BTN#
12+
PAD_CFG_NF(GPD4, NONE, PWROK, NF1), // SUSB#_PCH
13+
PAD_CFG_NF(GPD5, NONE, PWROK, NF1), // SUSC#_PCH
14+
PAD_NC(GPD6, NONE),
15+
PAD_CFG_GPI(GPD7, NONE, PWROK), // GPD_7
16+
PAD_CFG_NF(GPD8, NONE, PWROK, NF1), // CNVI_SUSCLK
17+
PAD_CFG_GPO(GPD9, 0, PWROK), // SLP_WLAN_N
18+
PAD_NC(GPD10, NONE),
19+
PAD_CFG_GPO(GPD11, 0, DEEP), // LANPHYPC
20+
PAD_NC(GPD12, NONE),
21+
22+
/* ------- GPIO Group GPP_A ------- */
23+
PAD_CFG_NF(GPP_A0, UP_20K, DEEP, NF1), // ESPI_IO0_EC
24+
PAD_CFG_NF(GPP_A1, UP_20K, DEEP, NF1), // ESPI_IO1_EC
25+
PAD_CFG_NF(GPP_A2, UP_20K, DEEP, NF1), // ESPI_IO2_EC
26+
PAD_CFG_NF(GPP_A3, UP_20K, DEEP, NF1), // ESPI_IO3_EC
27+
PAD_CFG_NF(GPP_A4, UP_20K, DEEP, NF1), // ESPI_CS_EC#
28+
PAD_CFG_NF(GPP_A5, DN_20K, DEEP, NF1), // ESPI_CLK_EC
29+
PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1), // ESPI_RESET_N
30+
PAD_NC(GPP_A7, NONE),
31+
PAD_NC(GPP_A8, NONE),
32+
PAD_NC(GPP_A9, NONE),
33+
PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1), // ESPI_ALERT0#
34+
PAD_NC(GPP_A11, NONE),
35+
PAD_NC(GPP_A12, NONE),
36+
PAD_NC(GPP_A13, NONE),
37+
PAD_NC(GPP_A14, NONE),
38+
39+
/* ------- GPIO Group GPP_B ------- */
40+
_PAD_CFG_STRUCT(GPP_B0, 0x82900100, 0x0000), // TPM_PIRQ#
41+
PAD_NC(GPP_B1, NONE),
42+
PAD_CFG_GPI(GPP_B2, NONE, DEEP), // CNVI_WAKE#
43+
PAD_CFG_GPO(GPP_B3, 1, DEEP), // PCH_BT_EN
44+
PAD_NC(GPP_B4, NONE),
45+
PAD_NC(GPP_B5, NONE),
46+
PAD_NC(GPP_B6, NONE),
47+
PAD_NC(GPP_B7, NONE),
48+
PAD_NC(GPP_B8, NONE),
49+
PAD_NC(GPP_B9, NONE),
50+
PAD_NC(GPP_B10, NONE),
51+
PAD_NC(GPP_B11, NONE),
52+
PAD_NC(GPP_B12, NONE),
53+
PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1), // PLT_RST#
54+
PAD_CFG_NF(GPP_B14, NONE, DEEP, NF1), // HDA_SPKR
55+
PAD_NC(GPP_B15, NONE), // PS8461_SW
56+
PAD_NC(GPP_B16, NONE),
57+
PAD_NC(GPP_B17, NONE), // 2.5G_LAN_EN
58+
PAD_CFG_NF(GPP_B18, NONE, RSMRST, NF1), // PMCALERT# (tied high)
59+
PAD_CFG_GPO(GPP_B19, 1, DEEP), // PCH_WLAN_EN
60+
PAD_NC(GPP_B20, NONE),
61+
PAD_NC(GPP_B21, NONE),
62+
PAD_CFG_GPO(GPP_B22, 1, DEEP), // LAN_RST#
63+
PAD_CFG_GPI(GPP_B23, NONE, RSMRST), // GPP_B23 (XTAL FREQ SEL1)
64+
65+
/* ------- GPIO Group GPP_C ------- */
66+
PAD_CFG_NF(GPP_C0, NONE, DEEP, NF1), // SMB_CLK
67+
PAD_CFG_NF(GPP_C1, NONE, DEEP, NF1), // SMB_DATA
68+
PAD_CFG_GPI(GPP_C2, NONE, PLTRST), // TLS confidentiality strap
69+
PAD_CFG_GPO(GPP_C3, 0, DEEP), // GPPC_I2C2_SDA (Pantone)
70+
PAD_CFG_GPO(GPP_C4, 0, DEEP), // GPPC_I2C2_SCL (Pantone)
71+
PAD_NC(GPP_C5, NONE), // eSPI disable strap
72+
PAD_NC(GPP_C6, NONE),
73+
PAD_NC(GPP_C7, NONE),
74+
PAD_CFG_GPI(GPP_C8, NONE, DEEP), // TPM_DET
75+
PAD_NC(GPP_C9, NONE),
76+
PAD_NC(GPP_C10, NONE),
77+
PAD_NC(GPP_C11, NONE),
78+
PAD_NC(GPP_C12, NONE),
79+
PAD_NC(GPP_C13, NONE),
80+
PAD_NC(GPP_C14, NONE),
81+
PAD_NC(GPP_C15, NONE),
82+
PAD_CFG_NF(GPP_C16, NONE, DEEP, NF1), // I2C_SDA_TP
83+
PAD_CFG_NF(GPP_C17, NONE, DEEP, NF1), // I2C_SCL_TP
84+
PAD_CFG_NF(GPP_C18, NONE, DEEP, NF1), // PCH_I2C_SDA (TPS65994)
85+
PAD_CFG_NF(GPP_C19, NONE, DEEP, NF1), // PCH_I2C_SCL (TPS65994)
86+
// GPP_C20 (UART2_RXD) configured in bootblock
87+
// GPP_C21 (UART2_TXD) configured in bootblock
88+
PAD_CFG_GPO(GPP_C22, 0, DEEP), // ROM_I2C_EN (TPS65994)
89+
PAD_NC(GPP_C23, NONE),
90+
91+
/* ------- GPIO Group GPP_D ------- */
92+
PAD_NC(GPP_D0, NONE),
93+
PAD_NC(GPP_D1, NONE),
94+
PAD_NC(GPP_D2, NONE),
95+
PAD_NC(GPP_D3, NONE), // GFX_DETECT_STRAP
96+
PAD_NC(GPP_D4, NONE),
97+
PAD_CFG_GPO(GPP_D5, 1, DEEP), // M.2_BT_PCMFRM_CRF_RST_N
98+
// GPP_D6 (M.2_BT_PCMOUT_CLKREQ0) configured by FSP
99+
PAD_NC(GPP_D7, NONE),
100+
PAD_NC(GPP_D8, NONE),
101+
PAD_NC(GPP_D9, NONE),
102+
PAD_NC(GPP_D10, NONE),
103+
PAD_NC(GPP_D11, NONE),
104+
PAD_NC(GPP_D12, NONE),
105+
PAD_NC(GPP_D13, NONE),
106+
PAD_NC(GPP_D14, NONE),
107+
PAD_NC(GPP_D15, NONE),
108+
PAD_NC(GPP_D16, NONE),
109+
PAD_NC(GPP_D17, NONE),
110+
PAD_NC(GPP_D18, NONE),
111+
PAD_NC(GPP_D19, NONE),
112+
PAD_NC(GPP_D20, NONE),
113+
PAD_NC(GPP_D21, NONE),
114+
PAD_NC(GPP_D22, NONE),
115+
PAD_NC(GPP_D23, NONE),
116+
117+
/* ------- GPIO Group GPP_E ------- */
118+
PAD_CFG_GPO(GPP_E0, 1, DEEP), // GPP_E0_TBT_RST#
119+
PAD_NC(GPP_E1, NONE),
120+
PAD_NC(GPP_E2, NONE),
121+
PAD_NC(GPP_E3, NONE),
122+
PAD_NC(GPP_E4, NONE),
123+
PAD_NC(GPP_E5, NONE),
124+
PAD_NC(GPP_E6, NONE),
125+
PAD_CFG_GPI_INT(GPP_E7, NONE, PLTRST, LEVEL), // TP_ATTN#
126+
PAD_CFG_NF(GPP_E8, NONE, DEEP, NF1), // SATA_LED#
127+
PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1), // GPP_E_9_USB_OC0_N
128+
PAD_CFG_NF(GPP_E10, NONE, DEEP, NF1), // GPP_E_10_USB_OC1_N
129+
PAD_CFG_NF(GPP_E11, NONE, DEEP, NF1), // GPP_E_11_USB_OC2_N
130+
PAD_CFG_NF(GPP_E12, NONE, DEEP, NF1), // GPP_E_12_USB_OC3_N
131+
PAD_NC(GPP_E13, NONE),
132+
PAD_NC(GPP_E14, NONE),
133+
PAD_NC(GPP_E15, NONE),
134+
PAD_NC(GPP_E16, NONE),
135+
PAD_NC(GPP_E17, NONE),
136+
PAD_CFG_GPO(GPP_E18, 1, DEEP), // SB_BLON
137+
_PAD_CFG_STRUCT(GPP_E19, 0x42880100, 0x0000), // GPP_E19_TBT_WAKE#
138+
PAD_NC(GPP_E20, NONE),
139+
PAD_NC(GPP_E21, NONE),
140+
141+
/* ------- GPIO Group GPP_F ------- */
142+
PAD_NC(GPP_F0, NONE),
143+
PAD_NC(GPP_F1, NONE),
144+
PAD_NC(GPP_F2, NONE),
145+
PAD_NC(GPP_F3, NONE),
146+
PAD_NC(GPP_F4, NONE),
147+
PAD_NC(GPP_F5, NONE),
148+
PAD_NC(GPP_F6, NONE),
149+
PAD_NC(GPP_F7, NONE),
150+
PAD_CFG_GPI(GPP_F8, NONE, DEEP), // GC6_FB_EN_PCH
151+
PAD_NC(GPP_F9, NONE),
152+
PAD_NC(GPP_F10, NONE),
153+
PAD_NC(GPP_F11, NONE),
154+
PAD_NC(GPP_F12, NONE),
155+
PAD_NC(GPP_F13, NONE),
156+
PAD_CFG_GPI(GPP_F14, NONE, DEEP), // TBT5 strap
157+
PAD_CFG_GPI(GPP_F15, NONE, DEEP), // H_SKTOCC_N
158+
PAD_NC(GPP_F16, NONE),
159+
PAD_NC(GPP_F17, NONE),
160+
PAD_CFG_GPO(GPP_F18, 0, DEEP), // CCD_FW_WP#
161+
PAD_CFG_NF(GPP_F19, NONE, DEEP, NF1), // NB_ENAVDD
162+
PAD_CFG_NF(GPP_F20, NONE, DEEP, NF1), // BLON
163+
PAD_CFG_NF(GPP_F21, NONE, DEEP, NF1), // EDP_BRIGHTNESS
164+
// GPP_F22 (DGPU_PWR_EN) configured in bootblock
165+
PAD_NC(GPP_F23, NONE),
166+
167+
/* ------- GPIO Group GPP_G ------- */
168+
PAD_NC(GPP_G0, NONE),
169+
PAD_CFG_GPI(GPP_G1, NONE, DEEP), // GPU SKU strap (L: X9, H: X11)
170+
PAD_NC(GPP_G2, NONE),
171+
PAD_CFG_GPI(GPP_G3, NONE, DEEP), // DDS strap (L: Non-DDS, H: DDS)
172+
PAD_CFG_GPI(GPP_G4, NONE, DEEP), // Smart AMP strap (L: TI, H: Realtek)
173+
PAD_CFG_NF(GPP_G5, NONE, DEEP, NF1), // SLP_DRAM_N
174+
PAD_CFG_GPI(GPP_G6, NONE, DEEP), // Pantone (L: W/O, H: W)
175+
PAD_NC(GPP_G7, NONE),
176+
177+
/* ------- GPIO Group GPP_H ------- */
178+
PAD_CFG_GPI(GPP_H0, NONE, DEEP), // VAL_SV_ADVANCE_STRAP
179+
PAD_NC(GPP_H1, NONE),
180+
PAD_NC(GPP_H2, NONE), // WLAN_WAKE_N
181+
// GPP_H3 (WLAN_CLKREQ9#) configured by FSP
182+
// GPP_H4 (SSD1_CLKREQ10#) configured by FSP
183+
// GPP_H5 (SSD2_CLKREQ11#) configured by FSP
184+
// GPP_H6 (SSD3_CLKREQ12#) configured by FSP
185+
// GPP_H7 (TBT_CLKREQ13#) configured by FSP
186+
// GPP_H8 (GPU_PCIE_CLKREQ14#) configured by FSP
187+
// GPP_H9 (GLAN_CLKREQ15#) configured by FSP
188+
PAD_NC(GPP_H10, NONE),
189+
PAD_NC(GPP_H11, NONE),
190+
PAD_CFG_GPI(GPP_H12, NONE, RSMRST), // eSPI flash sharing mode strap (L: MAF, H: SAF)
191+
PAD_NC(GPP_H13, NONE),
192+
PAD_NC(GPP_H14, NONE),
193+
PAD_CFG_GPI(GPP_H15, NONE, RSMRST), // JTAG ODT disable strap (L: Disable, H: Enable)
194+
PAD_NC(GPP_H16, NONE),
195+
PAD_CFG_GPO(GPP_H17, 1, DEEP), // M.2_PLT_RST_CNTRL3#
196+
PAD_CFG_GPI(GPP_H18, NONE, RSMRST), // VCCPSPI strap (L: 3.3V, H: 1.8V)
197+
PAD_NC(GPP_H19, NONE),
198+
PAD_NC(GPP_H20, NONE),
199+
PAD_NC(GPP_H21, NONE), // TBT_MRESET_PCH
200+
PAD_NC(GPP_H22, NONE),
201+
PAD_NC(GPP_H23, NONE),
202+
203+
/* ------- GPIO Group GPP_I ------- */
204+
PAD_NC(GPP_I0, NONE),
205+
_PAD_CFG_STRUCT(GPP_I1, 0x86880100, 0x0000), // G_DP_DHPD_E
206+
_PAD_CFG_STRUCT(GPP_I2, 0x86880100, 0x0000), // DP_D_HPD
207+
_PAD_CFG_STRUCT(GPP_I3, 0x86880100, 0x0000), // HDMI_HPD
208+
_PAD_CFG_STRUCT(GPP_I4, 0x86880100, 0x0000), // DP_A_HPD
209+
PAD_NC(GPP_I5, NONE),
210+
PAD_NC(GPP_I6, NONE),
211+
PAD_NC(GPP_I7, NONE),
212+
PAD_NC(GPP_I8, NONE),
213+
PAD_NC(GPP_I9, NONE),
214+
PAD_NC(GPP_I10, NONE),
215+
PAD_CFG_NF(GPP_I11, NONE, DEEP, NF1), // GPP_I_11_USB_OC4_N
216+
PAD_CFG_NF(GPP_I12, NONE, DEEP, NF1), // GPP_I_12_USB_OC5_N
217+
PAD_CFG_NF(GPP_I13, NONE, DEEP, NF1), // GPP_I_13_USB_OC6_N
218+
PAD_CFG_NF(GPP_I14, NONE, DEEP, NF1), // GPP_I_14_USB_OC7_N
219+
PAD_NC(GPP_I15, NONE),
220+
PAD_NC(GPP_I16, NONE),
221+
PAD_NC(GPP_I17, NONE),
222+
PAD_CFG_GPI(GPP_I18, NONE, PWROK), // No reboot strap (L: Disable, H: Enable)
223+
PAD_NC(GPP_I19, NONE),
224+
PAD_NC(GPP_I20, NONE),
225+
PAD_NC(GPP_I21, NONE),
226+
PAD_CFG_GPI(GPP_I22, NONE, PWROK), // Boot BIOS strap (L: MAF or SAF, H: eSPI)
227+
228+
/* ------- GPIO Group GPP_J ------- */
229+
PAD_CFG_NF(GPP_J0, NONE, DEEP, NF1), // CNVI_GNSS_PA_BLANKING
230+
PAD_CFG_NF(GPP_J1, NONE, DEEP, NF1), // CPU_C10_GATE#
231+
PAD_CFG_NF(GPP_J2, NONE, DEEP, NF1), // CNVI_BRI_DT_R
232+
PAD_CFG_NF(GPP_J3, UP_20K, DEEP, NF1), // CNVI_BRI_RSP
233+
PAD_CFG_NF(GPP_J4, NONE, DEEP, NF1), // CNVI_RGI_DT_R
234+
PAD_CFG_NF(GPP_J5, UP_20K, DEEP, NF1), // CNVI_RGI_RSP
235+
PAD_CFG_NF(GPP_J6, NONE, DEEP, NF1), // CNVI_MFUART2_RXD
236+
PAD_CFG_NF(GPP_J7, NONE, DEEP, NF1), // CNVI_MFUART2_TXD
237+
PAD_CFG_GPI(GPP_J8, NONE, DEEP), // VAL_TEST_SETUP_MENU
238+
PAD_NC(GPP_J9, NONE),
239+
PAD_NC(GPP_J10, NONE),
240+
PAD_NC(GPP_J11, NONE),
241+
242+
/* ------- GPIO Group GPP_K ------- */
243+
PAD_NC(GPP_K0, NONE),
244+
PAD_NC(GPP_K1, NONE),
245+
PAD_NC(GPP_K2, NONE),
246+
PAD_NC(GPP_K3, NONE),
247+
PAD_NC(GPP_K4, NONE),
248+
PAD_NC(GPP_K5, NONE),
249+
// GPP_K6 missing
250+
// GPP_K7 missing
251+
PAD_CFG_NF(GPP_K8, NONE, DEEP, NF1), // GPP_K_8_CORE_VID_0
252+
PAD_CFG_NF(GPP_K9, NONE, DEEP, NF1), // GPP_K_9_CORE_VID_1
253+
PAD_CFG_NF(GPP_K10, NONE, DEEP, NF2),
254+
PAD_NC(GPP_K11, NONE),
255+
256+
/* ------- GPIO Group GPP_R ------- */
257+
PAD_CFG_NF(GPP_R0, NONE, DEEP, NF1), // HDA_BITCLK
258+
PAD_CFG_NF(GPP_R1, NATIVE, DEEP, NF1), // HDA_SYNC
259+
PAD_CFG_NF(GPP_R2, NATIVE, DEEP, NF1), // HDA_SDOUT
260+
PAD_CFG_NF(GPP_R3, NATIVE, DEEP, NF1), // HDA_SDIN0
261+
PAD_CFG_NF(GPP_R4, NONE, DEEP, NF1), // HDA_RST#
262+
PAD_NC(GPP_R5, NONE),
263+
PAD_NC(GPP_R6, NONE),
264+
PAD_CFG_GPO(GPP_R7, 1, DEEP), // GPP_R7_TBT_RTD3
265+
PAD_CFG_GPI(GPP_R8, NONE, DEEP), // DGPU_PWRGD
266+
PAD_CFG_NF(GPP_R9, NONE, DEEP, NF1), // EDP_HPD
267+
PAD_NC(GPP_R10, NONE),
268+
PAD_NC(GPP_R11, NONE),
269+
PAD_NC(GPP_R12, NONE),
270+
PAD_NC(GPP_R13, NONE),
271+
PAD_NC(GPP_R14, NONE),
272+
PAD_NC(GPP_R15, NONE),
273+
// GPP_R16 (DGPU_RST#_PCH) configured in bootblock
274+
PAD_NC(GPP_R17, NONE),
275+
PAD_NC(GPP_R18, NONE),
276+
PAD_NC(GPP_R19, NONE),
277+
PAD_NC(GPP_R20, NONE),
278+
PAD_NC(GPP_R21, NONE),
279+
280+
/* ------- GPIO Group GPP_S ------- */
281+
PAD_NC(GPP_S0, NONE),
282+
PAD_NC(GPP_S1, NONE),
283+
PAD_NC(GPP_S2, NONE),
284+
PAD_NC(GPP_S3, NONE),
285+
PAD_NC(GPP_S4, NONE), // GPPS_DMIC_CLK
286+
PAD_NC(GPP_S5, NONE), // GPPS_DMIC_DATA
287+
PAD_NC(GPP_S6, NONE),
288+
PAD_NC(GPP_S7, NONE),
289+
};
290+
291+
void mainboard_configure_gpios(void)
292+
{
293+
gpio_configure_pads(gpio_table, ARRAY_SIZE(gpio_table));
294+
}

0 commit comments

Comments
 (0)