File tree 2 files changed +20
-1
lines changed
2 files changed +20
-1
lines changed Original file line number Diff line number Diff line change @@ -62,7 +62,7 @@ ID_MID ({ALPHA}|{DIGIT10}|{SYMBOL})
62
62
ID_INDEX (\[ {DIGIT10 }+ \] )
63
63
ID ({ID_FIRST }{ID_MID }* {ID_INDEX }? )
64
64
STR ({ID }| \* {ID }? )
65
- ESCAPED_STR (\{ {WS }* { STR } {WS }* \} )
65
+ ESCAPED_STR (\{ {WS }* [ ^ \t ] * {WS }* \} )
66
66
67
67
/*
68
68
* Symbol Definitions
Original file line number Diff line number Diff line change
1
+ # VPR compatible SDC file for benchmark circuit 'radar20'
2
+
3
+ # Creates an external virtual clock 'virtual_io_clock', and non-virtual clocks for each netlist clock (each with 1ns target clock period).
4
+ # Paths between netlist clock domains are not analyzed, but paths to/from the 'virtual_io_clock' and netlist clocks are analyzed.
5
+
6
+ # **************************************************************
7
+ # Unit Information
8
+ # **************************************************************
9
+ # VPR assumes time unit is nanoseconds
10
+
11
+ # **************************************************************
12
+ # Create Clock
13
+ # **************************************************************
14
+ create_clock -period 1.000 -name virtual_io_clock
15
+ create_clock -period 1.000 {n101}
16
+ create_clock -period 1.000 {clock }
17
+ create_clock -period 1.000 {clk[0]}
18
+ create_clock -period 1.000 {clk\[ 0\] }
19
+ create_clock -period 1.000 {obj_q:obj_q\| altclklock0_wrap:b2v_inst10\| altclklock0:component1\| altpll:altpll_component\| altpll_bnf2:auto_generated\| clk\[ 0\] }
You can’t perform that action at this time.
0 commit comments