Skip to content

Commit d1211cc

Browse files
yasin-ADIyasin-ADI
committed
boards: adi: Add MAX32660EVSYS board
This commit adds MAX32660EVSYS board basic port. Signed-off-by: Yasin Ustuner <[email protected]> Signed-off-by: Matthew McClintock <[email protected]>
1 parent 3ef85d1 commit d1211cc

9 files changed

+231
-0
lines changed

‎boards/adi/max32660evsys/Kconfig.max32660evsys

+7
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
# MAX32660EVSYS boards configuration
2+
3+
# Copyright (c) 2025 Analog Devices, Inc.
4+
# SPDX-License-Identifier: Apache-2.0
5+
6+
config BOARD_MAX32660EVSYS
7+
select SOC_MAX32660

‎boards/adi/max32660evsys/board.cmake

+5
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,5 @@
1+
# Copyright (c) 2025 Analog Devices, Inc.
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
include(${ZEPHYR_BASE}/boards/common/openocd-adi-max32.boards.cmake)
5+
include(${ZEPHYR_BASE}/boards/common/openocd.board.cmake)

‎boards/adi/max32660evsys/board.yml

+9
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
# Copyright (c) 2025 Analog Devices, Inc.
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
board:
5+
name: max32660evsys
6+
full_name: MAX32660EVSYS
7+
vendor: adi
8+
socs:
9+
- name: max32660

‎boards/adi/max32660evsys/doc/img/max32660evsys.webp

37.1 KB
Binary file not shown.

‎boards/adi/max32660evsys/doc/index.rst

+123
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,123 @@
1+
.. zephyr:board:: max32660evsys
2+
3+
Overview
4+
********
5+
The MAX32660 evaluation system offers a compact development platform that
6+
provides access to all the features of the MAX32660 in a tiny, easy to
7+
use board. A MAX32625PICO-based debug adapter comes attached to the main
8+
board. It can be snapped free when programming is complete. The debug
9+
module supports an optional 10-pin Arm® Cortex® debug connector for DAPLink
10+
functionality. Combined measurements are 0.65in x 2.2in, while the main board
11+
alone measures 0.65in x 0.95in. External connections terminate in a dual-row
12+
header footprint compatible with both thru-hole and SMT applications. This
13+
board provides a powerful processing subsystem in a very small space that
14+
can be easily integrated into a variety of applications.
15+
16+
The Zephyr port is running on the MAX32660 MCU.
17+
18+
Hardware
19+
********
20+
21+
- MAX32660 MCU:
22+
23+
- High-Efficiency Microcontroller for Wearable Devices
24+
25+
- Internal Oscillator Operates Up to 96MHz
26+
- 256KB Flash Memory
27+
- 96KB SRAM, Optionally Preserved in Lowest Power Backup Mode
28+
- 16KB Instruction Cache
29+
- Memory Protection Unit (MPU)
30+
- Low 1.1V VCORE Supply Voltage
31+
- 3.6V GPIO Operating Range
32+
- Internal LDO Provides Operation from Single Supply
33+
- Wide Operating Temperature: -40°C to +105°C
34+
35+
- Power Management Maximizes Uptime for Battery Applications
36+
37+
- 85µA/MHz Active Executing from Flash
38+
- 2µA Full Memory Retention Power in Backup Mode at VDD = 1.8V
39+
- 450nA Ultra-Low Power RTC at VDD=1.8V
40+
- Internal 80kHz Ring Oscillator
41+
42+
- Optimal Peripheral Mix Provides Platform Scalability
43+
44+
- Up to 14 General-Purpose I/O Pins
45+
- Up to Two SPI
46+
- I2S
47+
- Up to Two UARTs
48+
- Up to Two I2C, 3.4Mbps High Speed
49+
- Four-Channel Standard DMA Controller
50+
- Three 32-Bit Timers
51+
- Watchdog Timer
52+
- CMOS-Level 32.768kHz RTC Output
53+
54+
- Benefits and Features of MAX32660-EVSYS:
55+
56+
- DIP Breakout Board
57+
58+
- 100mil Pitch Dual Inline Pin Headers
59+
- Breadboard Compatible
60+
61+
- Integrated Peripherals
62+
63+
- Red Indicator LED
64+
- User Pushbutton
65+
66+
- MAX32625PICO-Based Debug Adapter
67+
68+
- CMSIS-DAP SWD Debugger
69+
- Virtual UART Console
70+
71+
Supported Features
72+
==================
73+
74+
The ``max32660evsys`` board supports the following interfaces:
75+
76+
+-----------+------------+-------------------------------------+
77+
| Interface | Controller | Driver/Component |
78+
+===========+============+=====================================+
79+
| NVIC | on-chip | nested vector interrupt controller |
80+
+-----------+------------+-------------------------------------+
81+
| SYSTICK | on-chip | systick |
82+
+-----------+------------+-------------------------------------+
83+
| CLOCK | on-chip | clock and reset control |
84+
+-----------+------------+-------------------------------------+
85+
| GPIO | on-chip | gpio |
86+
+-----------+------------+-------------------------------------+
87+
| UART | on-chip | serial |
88+
+-----------+------------+-------------------------------------+
89+
90+
Programming and Debugging
91+
*************************
92+
93+
Flashing
94+
========
95+
96+
An Arm® debug access port (DAP) provides an external interface for debugging during application
97+
development. The DAP is a standard Arm CoreSight® serial wire debug port, uses a two-pin serial
98+
interface (SWDCLK and SWDIO), and is accessed through 10-pin header (J4).
99+
100+
Once the debug probe is connected to your host computer, then you can simply run the
101+
``west flash`` command to write a firmware image into flash.
102+
103+
.. note::
104+
105+
This board uses OpenOCD as the default debug interface. You can also use
106+
a Segger J-Link with Segger's native tooling by overriding the runner,
107+
appending ``--runner jlink`` to your ``west`` command(s). The J-Link should
108+
be connected to the standard 2*5 pin debug connector (J3) using an
109+
appropriate adapter board and cable.
110+
111+
Debugging
112+
=========
113+
114+
Please refer to the `Flashing`_ section and run the ``west debug`` command
115+
instead of ``west flash``.
116+
117+
References
118+
**********
119+
120+
- `MAX32660EVSYS web page`_
121+
122+
.. _MAX32660EVSYS web page:
123+
https://www.analog.com/en/resources/evaluation-hardware-and-software/evaluation-boards-kits/max32660-evsys.html

‎boards/adi/max32660evsys/max32660evsys.dts

+56
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,56 @@
1+
/*
2+
* Copyright (c) 2025 Analog Devices, Inc.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
/dts-v1/;
8+
9+
#include <adi/max32/max32660.dtsi>
10+
#include <adi/max32/max32660-pinctrl.dtsi>
11+
#include <zephyr/dt-bindings/gpio/adi-max32-gpio.h>
12+
#include <zephyr/dt-bindings/input/input-event-codes.h>
13+
14+
/ {
15+
model = "Analog Devices MAX32660EVSYS";
16+
compatible = "adi,max32660evsys";
17+
18+
chosen {
19+
zephyr,console = &uart1;
20+
zephyr,shell-uart = &uart1;
21+
zephyr,sram = &sram2;
22+
zephyr,flash = &flash0;
23+
};
24+
25+
leds {
26+
compatible = "gpio-leds";
27+
28+
led1: led_1 {
29+
gpios = <&gpio0 13 GPIO_ACTIVE_LOW>;
30+
label = "Red LED";
31+
};
32+
};
33+
34+
/* These aliases are provided for compatibility with samples */
35+
aliases {
36+
led0 = &led1;
37+
};
38+
39+
};
40+
41+
&uart1 {
42+
pinctrl-0 = <&uart1_tx_p0_10 &uart1_rx_p0_11>;
43+
pinctrl-names = "default";
44+
current-speed = <115200>;
45+
data-bits = <8>;
46+
parity = "none";
47+
status = "okay";
48+
};
49+
50+
&clk_ipo {
51+
status = "okay";
52+
};
53+
54+
&gpio0 {
55+
status = "okay";
56+
};

‎boards/adi/max32660evsys/max32660evsys.yaml

+13
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,13 @@
1+
identifier: max32660evsys
2+
name: max32660evsys
3+
vendor: adi
4+
type: mcu
5+
arch: arm
6+
toolchain:
7+
- zephyr
8+
- gnuarmemb
9+
supported:
10+
- gpio
11+
- serial
12+
ram: 96
13+
flash: 256

‎boards/adi/max32660evsys/max32660evsys_defconfig

+16
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,16 @@
1+
# Copyright (c) 2025 Analog Devices, Inc.
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
# Enable MPU
5+
CONFIG_ARM_MPU=y
6+
7+
# Enable GPIO
8+
CONFIG_GPIO=y
9+
10+
# Console
11+
CONFIG_CONSOLE=y
12+
CONFIG_UART_CONSOLE=y
13+
14+
# Enable UART
15+
CONFIG_SERIAL=y
16+
CONFIG_UART_INTERRUPT_DRIVEN=y

‎boards/common/openocd-adi-max32.boards.cmake

+2
Original file line numberDiff line numberDiff line change
@@ -8,6 +8,8 @@ set(MAX32_INTERFACE_CFG "cmsis-dap.cfg")
88

99
if(CONFIG_SOC_MAX32655_M4)
1010
set(MAX32_TARGET_CFG "max32655.cfg")
11+
elseif(CONFIG_SOC_MAX32660)
12+
set(MAX32_TARGET_CFG "max32660.cfg")
1113
elseif(CONFIG_SOC_MAX32662)
1214
set(MAX32_TARGET_CFG "max32662.cfg")
1315
elseif(CONFIG_SOC_MAX32666)

0 commit comments

Comments
 (0)