Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

add support for Sapphire Rapids #376

Draft
wants to merge 3 commits into
base: main
Choose a base branch
from
Draft
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 2 additions & 1 deletion docs/software_layer/cpu_targets.md
Original file line number Diff line number Diff line change
Expand Up @@ -10,6 +10,7 @@ In the 2023.06 version of the EESSI repository, the following CPU microarchitect
* `x86_64/amd/zen3`: AMD Milan, Milan-X
* `x86_64/amd/zen4`: AMD Genoa, Genoa-X, Bergamo, Siena
* `x86_64/intel/haswell`: Intel Haswell, Broadwell
* `x86_64/intel/skylake_avx512`: Intel Skylake, Cascade Lake, Ice Lake, ...
* `x86_64/intel/skylake_avx512`: Intel Skylake, Cascade Lake, Ice Lake, Cooper Lake
* `x86_64/intel/sapphirerapids`: Intel Sapphire Rapids, Emerald Rapids

The names of these CPU targets correspond to the names used by [archspec](https://github.com/archspec/archspec).
2 changes: 1 addition & 1 deletion scripts/available_software/available_software.py
Original file line number Diff line number Diff line change
Expand Up @@ -25,7 +25,7 @@
EESSI_TOPDIR = "/cvmfs/software.eessi.io/versions/2023.06"

# some CPU targets are excluded for now, because software layer is too incomplete currently
EXCLUDE_CPU_TARGETS = ['aarch64/a64fx', 'x86_64/intel/sapphire_rapids']
EXCLUDE_CPU_TARGETS = ['aarch64/a64fx']


# --------------------------------------------------------------------------------------------------------
Expand Down
Loading