forked from chipsalliance/rocket-chip
-
Notifications
You must be signed in to change notification settings - Fork 17
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Merge remote-tracking branch 'upstream/master' into master #26
Draft
NewPaulWalker
wants to merge
330
commits into
master
Choose a base branch
from
merge-upstream
base: master
Could not load branches
Branch not found: {{ refName }}
Loading
Could not load tags
Nothing to show
Loading
Are you sure you want to change the base?
Some commits from the old base branch may be removed from the timeline,
and old review comments may become outdated.
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Support RocketChip build Chisel from source
Bump to Chisel 5.1
Support vector-units w/o L1D$ access
(cherry picked from commit df66c19)
(cherry picked from commit 74dd9b1)
(cherry picked from commit 5bef59a) # Conflicts: # src/main/scala/tile/Core.scala
(cherry picked from commit 218ae0a)
…/master/pr-3532 Remove Scalar Crypto and BitManip (copy chipsalliance#3532)
…d by the manuals. * Fix the mapping when we access scontext or hcontext to ensure we don't switch targets. * Add comment to indicate why we are mapping the S to VS and VS to S.
SContext is remaps to HContext when in VSMode
Fix support for vector units with Zvfh
Support vector extensions
Prevent bypasses from vector instructions | fix vsets
Sync dev to master
There is a naming conflict of the ALU module which prevents a successful synthesis with Yosys. This patch fixes this conflict. In addition, this patch introduces the configurations expected by Litex when generating an SoC This patch also adds a generator for System Verilog which works with Yosys
Add approved RocketChip technical charter to the project repository.
…-patch-1 Add RocketChip Technical Charter
…g_rocc_bug_fix_issue3695 Rocket Core Clock Gate Bug Fix
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
No description provided.