Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merge remote-tracking branch 'upstream/master' into master #26

Draft
wants to merge 330 commits into
base: master
Choose a base branch
from

Conversation

NewPaulWalker
Copy link

No description provided.

sequencer and others added 30 commits November 15, 2023 14:31
Support RocketChip build Chisel from source
(cherry picked from commit df66c19)
(cherry picked from commit 74dd9b1)
(cherry picked from commit 5bef59a)

# Conflicts:
#	src/main/scala/tile/Core.scala
(cherry picked from commit 218ae0a)
…/master/pr-3532

Remove Scalar Crypto and BitManip (copy chipsalliance#3532)
…d by the manuals.

* Fix the mapping when we access scontext or hcontext to ensure we don't switch targets.
* Add comment to indicate why we are mapping the S to VS and VS to S.
SContext is remaps to HContext when in VSMode
jerryz123 and others added 30 commits July 23, 2024 16:03
Fix support for vector units with Zvfh
Prevent bypasses from vector instructions | fix vsets
There is a naming conflict of the ALU module which prevents a
successful synthesis with Yosys. This patch fixes this conflict.

In addition, this patch introduces the configurations expected
by Litex when generating an SoC

This patch also adds a generator for System Verilog which works with Yosys
Add approved RocketChip technical charter to the project repository.
…-patch-1

Add RocketChip Technical Charter
…g_rocc_bug_fix_issue3695

Rocket Core Clock Gate Bug Fix
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.