Skip to content

Apply change request by Martijn #6969

Apply change request by Martijn

Apply change request by Martijn #6969

Triggered via push February 7, 2025 12:44
Status Failure
Total duration 43m 31s
Artifacts 11

ci.yml

on: push
Build dependencies
2m 37s
Build dependencies
bittide-instances hardware-in-the-loop test matrix generation
16s
bittide-instances hardware-in-the-loop test matrix generation
bittide-instances synthesis matrix generation
24s
bittide-instances synthesis matrix generation
license-check
8s
license-check
Basic linting
33s
Basic linting
bittide-experiments unittests
1m 15s
bittide-experiments unittests
Bittide tests
6m 35s
Bittide tests
Rust Lints
31s
Rust Lints
Firmware Support Unit Tests
2m 36s
Firmware Support Unit Tests
Firmware Limit Checks
51s
Firmware Limit Checks
bittide-instances doctests
1m 2s
bittide-instances doctests
bittide-instances unittests
1m 2s
bittide-instances unittests
Matrix: synth
Matrix: HITL
Generate clock control report
1m 48s
Generate clock control report
All jobs finished
5s
All jobs finished
Fit to window
Zoom out
Zoom in

Annotations

2 errors and 2 warnings
Basic linting
Process completed with exit code 1.
All jobs finished
Process completed with exit code 1.
HITL (transceiversUpTest, test)
No files were found with the provided path: _build/vivado/*/ila-data _build/hitl/*. No artifacts will be uploaded.
HITL (linkConfigurationTest, test)
No files were found with the provided path: _build/vivado/*/ila-data _build/hitl/*. No artifacts will be uploaded.

Artifacts

Produced during runtime
Name Size
CC-HITLT Plot Sources
2.55 MB
Clock Control Reports
427 KB
_build-linkConfigurationTest
12.1 MB
_build-safeDffSynchronizer
2.59 KB
_build-swCcOneTopologyTest
278 MB
_build-swCcOneTopologyTest-debug
26.1 MB
_build-transceiversUpTest
12.6 MB
_build-vexRiscvTcpTest
44.3 MB
_build-vexRiscvTcpTest-debug
93.7 KB
_build-vexRiscvTest
40.2 MB
_build-vexRiscvTest-debug
203 KB