-
Notifications
You must be signed in to change notification settings - Fork 18
/
Copy pathverilog_types.h
485 lines (420 loc) · 10.2 KB
/
verilog_types.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
/*******************************************************************\
Module: Verilog Types
Author: Daniel Kroening, [email protected]
\*******************************************************************/
#ifndef CPROVER_VERILOG_TYPES_H
#define CPROVER_VERILOG_TYPES_H
#include <util/std_types.h>
/// Used during elaboration only,
/// to signal that a symbol is yet to be elaborated.
class to_be_elaborated_typet : public type_with_subtypet
{
public:
explicit to_be_elaborated_typet(typet type)
: type_with_subtypet(ID_to_be_elaborated, std::move(type))
{
}
};
/*! \brief Cast a generic typet to a \ref to_be_elaborated_typet
*
* This is an unchecked conversion. \a type must be known to be \ref
* to_be_elaborated_typet.
*
* \param type Source type
* \return Object of type \ref to_be_elaborated_typet
*
* \ingroup gr_std_types
*/
inline const to_be_elaborated_typet &to_to_be_elaborated_type(const typet &type)
{
PRECONDITION(type.id() == ID_to_be_elaborated);
return static_cast<const to_be_elaborated_typet &>(type);
}
/*! \copydoc to_to_be_elaborated_type(const typet &)
* \ingroup gr_std_types
*/
inline to_be_elaborated_typet &to_to_be_elaborated_type(typet &type)
{
PRECONDITION(type.id() == ID_to_be_elaborated);
return static_cast<to_be_elaborated_typet &>(type);
}
/// Used during elaboration only,
/// to signal that the type of the symbol is going to be the
/// type of the value (default for parameters).
class derive_from_value_typet : public typet
{
public:
derive_from_value_typet() : typet(ID_derive_from_value)
{
}
};
class verilog_signedbv_typet:public bitvector_typet
{
public:
inline verilog_signedbv_typet():bitvector_typet(ID_verilog_signedbv)
{
}
explicit inline verilog_signedbv_typet(unsigned width):bitvector_typet(ID_verilog_signedbv, width)
{
}
};
/*! \brief Cast a generic typet to a \ref verilog_signedbv_typet
*
* This is an unchecked conversion. \a type must be known to be \ref
* verilog_signedbv_typet.
*
* \param type Source type
* \return Object of type \ref verilog_signedbv_typet
*
* \ingroup gr_std_types
*/
inline const verilog_signedbv_typet &to_verilog_signedbv_type(const typet &type)
{
PRECONDITION(type.id() == ID_verilog_signedbv);
return static_cast<const verilog_signedbv_typet &>(type);
}
/*! \copydoc to_verilog_signedbv_type(const typet &)
* \ingroup gr_std_types
*/
inline verilog_signedbv_typet &to_verilog_signedbv_type(typet &type)
{
PRECONDITION(type.id() == ID_verilog_signedbv);
return static_cast<verilog_signedbv_typet &>(type);
}
class verilog_unsignedbv_typet:public bitvector_typet
{
public:
inline verilog_unsignedbv_typet():bitvector_typet(ID_verilog_unsignedbv)
{
}
explicit inline verilog_unsignedbv_typet(unsigned width):bitvector_typet(ID_verilog_unsignedbv, width)
{
}
};
/*! \brief Cast a generic typet to a \ref verilog_unsignedbv_typet
*
* This is an unchecked conversion. \a type must be known to be \ref
* verilog_unsignedbv_typet.
*
* \param type Source type
* \return Object of type \ref verilog_unsignedbv_typet
*
* \ingroup gr_std_types
*/
inline const verilog_unsignedbv_typet &to_verilog_unsignedbv_type(const typet &type)
{
PRECONDITION(type.id() == ID_verilog_unsignedbv);
return static_cast<const verilog_unsignedbv_typet &>(type);
}
/*! \copydoc to_verilog_unsignedbv_type(const typet &)
* \ingroup gr_std_types
*/
inline verilog_unsignedbv_typet &to_verilog_unsignedbv_type(typet &type)
{
PRECONDITION(type.id() == ID_verilog_unsignedbv);
return static_cast<verilog_unsignedbv_typet &>(type);
}
class module_typet:public typet
{
public:
inline module_typet():typet(ID_module)
{
}
};
class verilog_genvar_typet : public typet
{
public:
verilog_genvar_typet() : typet(ID_verilog_genvar)
{
}
};
/// 64-bit floating point
class verilog_real_typet:public typet
{
public:
inline verilog_real_typet():typet(ID_verilog_real)
{
}
std::size_t width() const
{
return 64;
}
};
/// 32-bit floating point
class verilog_shortreal_typet:public typet
{
public:
inline verilog_shortreal_typet():typet(ID_verilog_shortreal)
{
}
std::size_t width() const
{
return 32;
}
};
/// 64-bit floating point
class verilog_realtime_typet:public typet
{
public:
inline verilog_realtime_typet():typet(ID_verilog_realtime)
{
}
std::size_t width() const
{
return 64;
}
};
/// 2-state data type, 16-bit signed integer
class verilog_shortint_typet : public typet
{
public:
inline verilog_shortint_typet() : typet(ID_verilog_shortint)
{
}
std::size_t width() const
{
return 16;
}
};
/// 2-state data type, 32-bit signed integer
class verilog_int_typet : public typet
{
public:
inline verilog_int_typet() : typet(ID_verilog_int)
{
}
std::size_t width() const
{
return 32;
}
};
/// 2-state data type, 64-bit signed integer
class verilog_longint_typet : public typet
{
public:
inline verilog_longint_typet() : typet(ID_verilog_longint)
{
}
std::size_t width() const
{
return 64;
}
};
/// 2-state data type, 8-bit signed integer
class verilog_byte_typet : public typet
{
public:
inline verilog_byte_typet() : typet(ID_verilog_byte)
{
}
std::size_t width() const
{
return 8;
}
};
/// 2-state data type, for vectors, unsigned
class verilog_bit_typet : public typet
{
public:
inline verilog_bit_typet() : typet(ID_verilog_bit)
{
}
};
/// 4-state data type, for vectors, unsigned
class verilog_logic_typet : public typet
{
public:
inline verilog_logic_typet() : typet(ID_verilog_logic)
{
}
};
/// 4-state data type, for vectors, unsigned
class verilog_reg_typet : public typet
{
public:
inline verilog_reg_typet() : typet(ID_verilog_reg)
{
}
};
/// 4-state data type, 32-bit signed integer
class verilog_integer_typet : public typet
{
public:
inline verilog_integer_typet() : typet(ID_verilog_integer)
{
}
std::size_t width() const
{
return 32;
}
};
/*! \brief Cast a generic typet to a \ref verilog_integer_typet
*
* This is an unchecked conversion. \a type must be known to be \ref
* verilog_integer_typet.
*
* \param type Source type
* \return Object of type \ref verilog_integer_typet
*
* \ingroup gr_std_types
*/
inline const verilog_integer_typet &to_verilog_integer_type(const typet &type)
{
PRECONDITION(type.id() == ID_verilog_integer);
return static_cast<const verilog_integer_typet &>(type);
}
/*! \copydoc to_verilog_integer_type(const typet &)
* \ingroup gr_std_types
*/
inline verilog_integer_typet &to_verilog_integer_type(typet &type)
{
PRECONDITION(type.id() == ID_verilog_integer);
return static_cast<verilog_integer_typet &>(type);
}
/// 4-state data type, 64-bit unsigned integer
class verilog_time_typet : public typet
{
public:
verilog_time_typet() : typet(ID_verilog_time)
{
}
std::size_t width() const
{
return 64;
}
};
class verilog_enum_typet : public type_with_subtypet
{
public:
class enum_namet : public irept
{
public:
const exprt &value() const
{
return static_cast<const exprt &>(find(ID_value));
}
exprt &value()
{
return static_cast<exprt &>(add(ID_value));
}
irep_idt identifier() const
{
return get(ID_identifier);
}
void identifier(irep_idt _identifier)
{
set(ID_identifier, _identifier);
}
irep_idt base_name() const
{
return get(ID_base_name);
}
void base_name(irep_idt _base_name)
{
set(ID_base_name, _base_name);
}
const source_locationt &source_location() const
{
return static_cast<const source_locationt &>(find(ID_C_source_location));
}
};
using enum_namest = std::vector<enum_namet>;
verilog_enum_typet(typet _base_type, enum_namest _enum_names)
: type_with_subtypet(ID_verilog_enum, std::move(_base_type))
{
enum_names() = std::move(_enum_names);
}
const typet &base_type() const
{
return subtype();
}
typet &base_type()
{
return subtype();
}
bool has_base_type() const
{
return base_type().is_not_nil();
}
const enum_namest &enum_names() const
{
return (const enum_namest &)(find(ID_enum_names).get_sub());
}
enum_namest &enum_names()
{
return (enum_namest &)(add(ID_enum_names).get_sub());
}
// The identifier is generated by the parser, using a counter.
irep_idt identifier() const
{
return get(ID_identifier);
}
protected:
// use base_type instead
using type_with_subtypet::subtype;
};
/*! \brief Cast a generic typet to a \ref verilog_enum_typet
*
* This is an unchecked conversion. \a type must be known to be \ref
* verilog_enum_typet.
*
* \param type Source type
* \return Object of type \ref verilog_enum_typet
*
* \ingroup gr_std_types
*/
inline const verilog_enum_typet &to_verilog_enum_type(const typet &type)
{
PRECONDITION(type.id() == ID_verilog_enum);
return static_cast<const verilog_enum_typet &>(type);
}
/*! \copydoc to_verilog_enum_type(const typet &)
* \ingroup gr_std_types
*/
inline verilog_enum_typet &to_verilog_enum_type(typet &type)
{
PRECONDITION(type.id() == ID_verilog_enum);
return static_cast<verilog_enum_typet &>(type);
}
class verilog_type_referencet : public typet
{
public:
// This comes in two flavors: a reference to the type
// of a given type, or of a given expression.
const exprt &expression_op() const
{
if(get_sub().size() == 1)
return static_cast<const exprt &>(get_sub().front());
else
return static_cast<const exprt &>(get_nil_irep());
}
const typet &type_op() const
{
return static_cast<const typet &>(find(ID_type_arg));
}
};
/*! \brief Cast a generic typet to a \ref verilog_type_referencet
*
* This is an unchecked conversion. \a type must be known to be \ref
* verilog_type_referencet.
*
* \param type Source type
* \return Object of type \ref verilog_type_referencet
*
* \ingroup gr_std_types
*/
inline const verilog_type_referencet &
to_verilog_type_reference(const typet &type)
{
PRECONDITION(type.id() == ID_verilog_type_reference);
return static_cast<const verilog_type_referencet &>(type);
}
/*! \copydoc to_verilog_type_reference(const typet &)
* \ingroup gr_std_types
*/
inline verilog_type_referencet &to_verilog_type_reference(typet &type)
{
PRECONDITION(type.id() == ID_verilog_type_reference);
return static_cast<verilog_type_referencet &>(type);
}
#endif