Skip to content

Commit 793c8b3

Browse files
committed
move SVA_to_LTL into separate header file
Introduce a header file for sva_to_ltl.cpp.
1 parent 96e6ba3 commit 793c8b3

File tree

7 files changed

+24
-4
lines changed

7 files changed

+24
-4
lines changed

src/ebmc/bdd_engine.cpp

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -18,6 +18,7 @@ Author: Daniel Kroening, [email protected]
1818
#include <solvers/sat/satcheck.h>
1919
#include <temporal-logic/ctl.h>
2020
#include <temporal-logic/ltl.h>
21+
#include <temporal-logic/sva_to_ltl.h>
2122
#include <temporal-logic/temporal_logic.h>
2223
#include <trans-netlist/aig_prop.h>
2324
#include <trans-netlist/instantiate_netlist.h>

src/ebmc/output_smv_word_level.cpp

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -11,6 +11,7 @@ Author: Daniel Kroening, [email protected]
1111
#include <util/bitvector_types.h>
1212

1313
#include <smvlang/expr2smv.h>
14+
#include <temporal-logic/sva_to_ltl.h>
1415

1516
#include "ebmc_error.h"
1617
#include "ebmc_properties.h"

src/temporal-logic/sva_to_ltl.cpp

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -6,6 +6,8 @@ Author: Daniel Kroening, [email protected]
66
77
\*******************************************************************/
88

9+
#include "sva_to_ltl.h"
10+
911
#include <util/arith_tools.h>
1012

1113
#include <verilog/sva_expr.h>

src/temporal-logic/sva_to_ltl.h

Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,18 @@
1+
/*******************************************************************\
2+
3+
Module: SVA to LTL
4+
5+
Author: Daniel Kroening, [email protected]
6+
7+
\*******************************************************************/
8+
9+
#ifndef CPROVER_TEMPORAL_LOGIC_SVA_TO_LTL_H
10+
#define CPROVER_TEMPORAL_LOGIC_SVA_TO_LTL_H
11+
12+
#include <util/expr.h>
13+
14+
/// If possible, this maps an SVA expression to an equivalent LTL
15+
/// expression, or otherwise returns {}.
16+
std::optional<exprt> SVA_to_LTL(exprt);
17+
18+
#endif

src/temporal-logic/temporal_logic.h

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -81,10 +81,6 @@ bool is_SVA_always_s_eventually_p(const exprt &);
8181
/// returns {} if not possible
8282
std::optional<exprt> LTL_to_CTL(exprt);
8383

84-
/// If possible, this maps an SVA expression to an equivalent LTL
85-
/// expression, or otherwise returns {}.
86-
std::optional<exprt> SVA_to_LTL(exprt);
87-
8884
/// Returns true iff the given expression is an SVA expression that
8985
/// we can convert into a Buechi automaton
9086
bool is_Buechi_SVA(const exprt &);

src/trans-netlist/instantiate_netlist.cpp

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -14,6 +14,7 @@ Author: Daniel Kroening, [email protected]
1414

1515
#include <ebmc/ebmc_error.h>
1616
#include <solvers/prop/literal_expr.h>
17+
#include <temporal-logic/sva_to_ltl.h>
1718
#include <temporal-logic/temporal_logic.h>
1819
#include <verilog/sva_expr.h>
1920

src/trans-netlist/trans_to_netlist.cpp

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -20,6 +20,7 @@ Author: Daniel Kroening, [email protected]
2020
#include <solvers/prop/literal_expr.h>
2121
#include <temporal-logic/ctl.h>
2222
#include <temporal-logic/ltl.h>
23+
#include <temporal-logic/sva_to_ltl.h>
2324
#include <temporal-logic/temporal_logic.h>
2425
#include <verilog/sva_expr.h>
2526

0 commit comments

Comments
 (0)