Skip to content
View gjrchen's full-sized avatar

Block or report gjrchen

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. bagShare bagShare Public

    Hack the Globe 2023

    Python

  2. 8-Bit-CPU-top 8-Bit-CPU-top Public

    Forked from SiddharthN16/8-Bit-CPU

    8 Bit CPU in Verilog created for TinyTapeout09, based on SAP-1 design with added Programmer Module

    Python 6 3

  3. UWasic-Training-pt1 UWasic-Training-pt1 Public

    Getting to know TT Repo Actions. Current Ver: v1.0.

    Verilog 5

  4. UWasic-Training-pt2 UWasic-Training-pt2 Public

    More involved debugging / fixing of errors. Current Ver: v1.0.

    Python 3