Skip to content

Commit c3b4cdf

Browse files
committed
+is_verilog
1 parent 98c5116 commit c3b4cdf

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

hdlparse/verilog_parser.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -225,7 +225,7 @@ def is_verilog(fname):
225225
Returns:
226226
True when file has a Verilog extension.
227227
"""
228-
return os.path.splitext(fname)[1].lower() in ('.vlog', '.v', '.sv')
228+
return os.path.splitext(fname)[-1].lower() in ('.vlog', '.v', '.sv')
229229

230230

231231
class VerilogExtractor:

0 commit comments

Comments
 (0)