Skip to content

lishengxie/verilog-learning

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

5 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

《手把手教你学FPGA设计:基于大道至简的至简设计法》

百度网盘链接:https://pan.baidu.com/s/12knuxzb4Z6z_8gR-By-l-A 提取码:mwzd

仿真环境 iverilog 12.0

自己实现的书中的模块和相应的testbench测试,参照书本相应模块介绍。

About

《手把手教你学FPGA设计:基于大道至简的至简设计法》学习代码

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published