Tracking for SiFive Milestone 1. This roughly encompasses supporting a path from low FIRRTL IR input to Verilog output.