Skip to content

[RACL] Add documentation and example config #5901

[RACL] Add documentation and example config

[RACL] Add documentation and example config #5901

Triggered via pull request February 12, 2025 16:15
Status Success
Total duration 5h 23m 52s
Artifacts 31

ci.yml

on: pull_request
Earl Grey for CW310  /  Build bitstream
1h 8m
Earl Grey for CW310 / Build bitstream
Earl Grey for CW340  /  Build bitstream
1h 31m
Earl Grey for CW340 / Build bitstream
Earl Grey for CW310 Hyperdebug  /  Build bitstream
1h 3m
Earl Grey for CW310 Hyperdebug / Build bitstream
Lint (slow)
11m 21s
Lint (slow)
Build documentation
4m 58s
Build documentation
Airgapped build
11m 56s
Airgapped build
Verible lint
1m 8s
Verible lint
Run OTBN smoke Test
2m 38s
Run OTBN smoke Test
Run OTBN crypto tests
2m 53s
Run OTBN crypto tests
Verilated English Breakfast
7m 57s
Verilated English Breakfast
Verilated Earl Grey
1h 25m
Verilated Earl Grey
CW305's Bitstream
23m 44s
CW305's Bitstream
Build Docker Containers
2m 17s
Build Docker Containers
Build and test software
19m 59s
Build and test software
Build and test Darjeeling software
3m 57s
Build and test Darjeeling software
QEMU smoketest
2m 9s
QEMU smoketest
CW310 Test ROM Tests  /  FPGA test
3m 58s
CW310 Test ROM Tests / FPGA test
CW310 ROM Tests  /  FPGA test
40m 14s
CW310 ROM Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
3m 1s
CW340 Test ROM Tests / FPGA test
CW340 ROM Tests  /  FPGA test
49s
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
6m 57s
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
19m 35s
CW340 SiVal Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
5m 56s
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
44m 10s
CW340 Manufacturing Tests / FPGA test
Hyper310 ROM_EXT Tests  /  FPGA test
12m 54s
Hyper310 ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
23m 34s
CW310 SiVal Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
28m 44s
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 Manufacturing Tests  /  FPGA test
27m 48s
CW310 Manufacturing Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
21s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

9 errors
Verilated English Breakfast
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Some target names have banned characters.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 1.

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.39 MB
execute_manuf_fpga_tests_cw310-targets
623 Bytes
execute_manuf_fpga_tests_cw310-test-results
59.5 KB
execute_manuf_fpga_tests_cw340-targets
594 Bytes
execute_manuf_fpga_tests_cw340-test-results
57.3 KB
execute_rom_ext_fpga_tests_cw310-targets
598 Bytes
execute_rom_ext_fpga_tests_cw310-test-results
31.5 KB
execute_rom_ext_fpga_tests_cw340-targets
427 Bytes
execute_rom_ext_fpga_tests_cw340-test-results
6.99 KB
execute_rom_fpga_tests_cw310-targets
1.73 KB
execute_rom_fpga_tests_cw310-test-results
46.5 KB
execute_rom_fpga_tests_cw340-targets
162 Bytes
execute_rom_fpga_tests_cw340-test-results
201 Bytes
execute_sival_fpga_tests_cw310-targets
784 Bytes
execute_sival_fpga_tests_cw310-test-results
37.2 KB
execute_sival_fpga_tests_cw340-targets
507 Bytes
execute_sival_fpga_tests_cw340-test-results
40.8 KB
execute_sival_rom_ext_fpga_tests_cw310-targets
2.27 KB
execute_sival_rom_ext_fpga_tests_cw310-test-results
187 KB
execute_sival_rom_ext_fpga_tests_cw340-targets
449 Bytes
execute_sival_rom_ext_fpga_tests_cw340-test-results
20 KB
execute_test_rom_fpga_tests_cw310-targets
326 Bytes
execute_test_rom_fpga_tests_cw310-test-results
3.27 KB
execute_test_rom_fpga_tests_cw340-targets
258 Bytes
execute_test_rom_fpga_tests_cw340-test-results
44 KB
partial-build-bin-chip_earlgrey_cw310
6.02 MB
partial-build-bin-chip_earlgrey_cw310_hyperdebug
5.97 MB
partial-build-bin-chip_earlgrey_cw340
9.9 MB
sw_build_test-test-results
73.2 KB
verilated_englishbreakfast
7.03 MB
verilator_earlgrey-test-results
9.1 KB