Skip to content

Commit c63dc69

Browse files
committed
RISC-V: C2: Support Zvbb Vector And-Not instruction
modify test
1 parent ca483f5 commit c63dc69

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

test/hotspot/jtreg/compiler/vectorapi/AllBitsSetVectorMatchRuleTest.java

+1-1
Original file line numberDiff line numberDiff line change
@@ -100,7 +100,7 @@ public static void testAllBitsSetVector() {
100100
@Warmup(10000)
101101
@IR(counts = { IRNode.VAND_NOT_L, " >= 1" }, applyIfPlatform = {"aarch64", "true"}, applyIf = {"UseSVE", "0"})
102102
@IR(counts = { IRNode.VMASK_AND_NOT_L, " >= 1" }, applyIfPlatform = {"aarch64", "true"}, applyIf = {"UseSVE", "> 0"})
103-
@IR(counts = { IRNode.VAND_NOT_L, " >= 1" }, applyIfPlatform = {"riscv64", "true"}, applyIfCPUFeatureOr = {"zvbb", "true"})
103+
@IR(counts = { IRNode.VAND_NOT_L, " >= 1" }, applyIfPlatform = {"riscv64", "true"}, applyIfCPUFeature = {"zvbb", "true"})
104104
public static void testAllBitsSetMask() {
105105
VectorMask<Long> avm = VectorMask.fromArray(L_SPECIES, ma, 0);
106106
VectorMask<Long> bvm = VectorMask.fromArray(L_SPECIES, mb, 0);

0 commit comments

Comments
 (0)