Skip to content

Releases: rust-embedded/aarch32

arm-targets v0.4.0

31 Oct 19:02
887de9f

Choose a tag to compare

Added

  • Added Arch::Armv6

Changed

  • Targets starting with thumb are identified as T32 targets

aarch32-rt v0.1.0

31 Oct 19:00
887de9f

Choose a tag to compare

First release of the new aarch32-rt crate. This crate replaces both cortex-r-rt and cortex-a-rt.

Added

  • ARMv7-A support, by merging with the old cortex-a-rt crate
  • ARMv4T and ARMv5TE support
  • Thumb mode target support
  • fpu-d32 feature (was called vfp-dp in the old cortex-a-rt)

Changed

  • Renamed from cortex-r-rt to aarch32-rt
  • Restarted numbering from 0.1.0
  • Fixed SVC handling from T32 mode

aarch32-cpu v0.1.0

31 Oct 19:01
887de9f

Choose a tag to compare

First release of aarch32-cpu. This replaces cortex-ar.

Added

  • ARMv4T and ARMv5TE support
  • Thumb mode target support

Changed

  • Renamed from cortex-ar to aarch32-cpu
  • Restarted numbering from 0.1.0
  • All BAR register types now hold plain u32, not *mut u32 - fixes issues with serde derives on some types

cortex-a-rt v0.1.1

08 Sep 21:24
71967ed

Choose a tag to compare

Patch release to fix documentation build on docs.rs.

cortex-r-rt v0.2.0

27 Jun 14:11
7da1135

Choose a tag to compare

Added

  • Added ABT und UND mode stack setup.
  • Default exception handlers for undefined, prefetch abort and data abort exceptions
  • SMP support
  • Zeroing of registers on start-up
  • #[entry] and #[exception] and #[interrupt] macros

Changed

  • Fixed interrupt handler so interrupts can be re-entrant
  • Default Rust exception handler is now an empty permanent loop instead of a semihosting exit.
  • The SVC asm trampoline can now be over-ridden
  • The Undefined, Prefetch and Abort handlers can either return never, or can return a new address to continue executing from when the handler is over

cortex-ar v0.2.0

27 Jun 14:11
7da1135

Choose a tag to compare

Added

  • General support for the Cortex-A architecture.
  • New sev function in ASM module.
  • Added multi-core-safe critical-section implementation
  • Additional EL1 MPU methods set_region, set_attributes and background_region_enable

Changed

  • Timer methods only need &self not &mut self
  • The dsb and isb functions now include compiler fences
  • Added nomem, nostack and preserves_flags options for ASM where applicable.

cortex-a-rt v0.1.0

27 Jun 14:13
7da1135

Choose a tag to compare

First release of this crate, providing Rust start-up code for Arm Cortex-A (AArch32) processors.

arm-targets v0.2.0

27 Jun 14:13
7da1135

Choose a tag to compare

Added

  • TargetInfo struct
  • Armv7-A support

Changed

  • The process_target function returns a TargetInfo

cortex-r-rt v0.1.0

07 May 20:13
8f91e39

Choose a tag to compare

First release of cortex-r-rt.

cortex-ar v0.1.0

25 Feb 14:26
8f91e39

Choose a tag to compare

First release of the cortex-ar crate.