Skip to content

CPU/RISCV64: Fix gte_completion_tick store in EndAndLinkBlock#3702

Merged
stenzek merged 1 commit intostenzek:masterfrom
ksco:riscv64-fix
Mar 3, 2026
Merged

CPU/RISCV64: Fix gte_completion_tick store in EndAndLinkBlock#3702
stenzek merged 1 commit intostenzek:masterfrom
ksco:riscv64-fix

Conversation

@ksco
Copy link
Contributor

@ksco ksco commented Mar 3, 2026

Store RARG2 (the computed value) instead of RARG1 to gte_completion_tick, matching the behavior of other architecture recompilers.

Store RARG2 (the computed value) instead of RARG1 to gte_completion_tick,
matching the behavior of other architecture recompilers.
@stenzek
Copy link
Owner

stenzek commented Mar 3, 2026

I think there's a second error here, it's overwriting the previously-loaded downcount which gets compared in the following instruction. Net result would be the event running on the next block without GTE instructions. I'll push that as a separate change since it affects everything not-x86 (probably an error that originated in arm64, which the others were derived from).

@stenzek stenzek merged commit 060056e into stenzek:master Mar 3, 2026
9 checks passed
@ksco ksco deleted the riscv64-fix branch March 3, 2026 06:03
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants