Merge pull request #361 from ucb-bar/rc-bump

Rc bump
ucb-bar · Jul 12, 2024 · c3bf717 · c3bf717
2 parents f72dc8c + 6b8abdf
commit c3bf717
Show file tree

Hide file tree

Showing 3 changed files with 3 additions and 3 deletions.
diff --git a/CHIPYARD.hash b/CHIPYARD.hash
@@ -1 +1 @@
-b4aae0ddfdc5aaced32e0df90b633eab5b8327ca
+d75934b0327e8ba44973769d17794df8c2c8ee8b
diff --git a/src/main/scala/gemmini/Configs.scala b/src/main/scala/gemmini/Configs.scala
@@ -4,7 +4,7 @@ import chisel3._
 import org.chipsalliance.cde.config.{Config, Parameters}
 import freechips.rocketchip.diplomacy.LazyModule
 import freechips.rocketchip.subsystem._
-import freechips.rocketchip.tile.{BuildRoCC, OpcodeSet, XLen}
+import freechips.rocketchip.tile.{BuildRoCC, OpcodeSet}
 import freechips.rocketchip.rocket._
 import freechips.rocketchip.tile._
 import freechips.rocketchip.system._

diff --git a/src/main/scala/gemmini/Controller.scala b/src/main/scala/gemmini/Controller.scala
@@ -32,7 +32,7 @@ class Gemmini[T <: Data : Arithmetic, U <: Data, V <: Data](val config: GemminiA
     System.exit(1)
   }
 
-  val xLen = p(XLen)
+  val xLen = p(TileKey).core.xLen
   val spad = LazyModule(new Scratchpad(config))
 
   override lazy val module = new GemminiModule(this)
Original file line number	Diff line number	Diff line change
		@@ -1 +1 @@
		b4aae0ddfdc5aaced32e0df90b633eab5b8327ca
		d75934b0327e8ba44973769d17794df8c2c8ee8b