Skip to content

Commit

Permalink
Add local bindings for new local variables
Browse files Browse the repository at this point in the history
  • Loading branch information
Caleb Begly committed Dec 8, 2023
1 parent 4b937c2 commit 2666f83
Showing 1 changed file with 2 additions and 0 deletions.
2 changes: 2 additions & 0 deletions verilog-mode.el
Original file line number Diff line number Diff line change
Expand Up @@ -12257,6 +12257,8 @@ If PAR-VALUES replace final strings with these parameter values."
(vl-mbits (if (verilog-sig-multidim port-st)
(verilog-sig-multidim-string port-st) ""))
(vl-bits (or (verilog-sig-bits port-st) ""))
(auto-inst-vector nil)
(auto-inst-vector-tpl nil)
(case-fold-search nil)
(check-values par-values)
tpl-net dflt-bits)
Expand Down

0 comments on commit 2666f83

Please sign in to comment.